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The continuously scaled silicon (Si) complementary metal-oxide-
semiconductor (CMOS) field-effect transistor technology reduces the cost per 
function but also introduces several technical issues like mobility degradation 
and increased off-state leakage.  To address some of the technical issues, this 
thesis provides both the short-term and long-term solutions to increase the drive 
current IDsat of metal-oxide-semiconductor field-effect transistors (MOSFETs) 
in the future technology nodes.  Improvement in the transistor drive current has 
traditionally been realized by device miniaturization.  Since 90 nm technology 
node, strain engineering has been adopted as an additional performance booster 
to increase the transistor mobility and IDsat.   
The carrier transport characteristics of compressively strained p-channel 
FETs (p-FETs) with Diamond-like carbon (DLC) liner stressor were 
investigated.  DLC liner stressor induces large compressive strain in the 
transistor channel, leading to significant IDsat enhancement.  For nanoscale 
transistors operating in quasi-ballistic regime, two factors determine the 
intrinsic drive current (external resistance is not considered), i.e., injection 
velocity υinj and scattering coefficient rsat.  A temperature dependent channel 
backscattering model was employed to extract rsat, and υinj.  The impact of highly 
compressive strain due to DLC over carrier transport parameters was compared 
for p-FETs with and without DLC liner stressor.  Correlation between carrier 
mobility and ballistic efficiency Bsat will also be discussed. 
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Due to the aggressive gate pitch reduction, the effective channel stress 
induced by the current SiN stress liner decreases, making the SiN liner 
technology less effective in boosting device performance.  A new strain 
engineering concept involving volume contraction of the liner material was 
introduced.  Phase change material GeTe was used as a liner stressor, exploiting 
its property of volume contraction when phase-changed from the amorphous 
state (α-GeTe) to the polycrystalline state (c-GeTe).  Simulation and 
experimental demonstration of strained p-channel FinFETs with GeTe liner 
stressor were documented.  A finite element method simulation followed by a 
k·p calculation was performed to study the impact of GeTe-induced strain on 
the Si valence band structure.  GeTe liner stressor results in reduction in hole 
effective mass and the band dispersion between HH and LH near Γ point.  
Electrical characterization of Si p-FinFETs with and without GeTe liner stressor 
were carried out.  Significant IDsat enhancement was observed for FinFETs with 
c-GeTe liner stressor over the control devices.   
Germanium (Ge) exhibits very high electron and hole bulk mobilities, 
and is considered as one of the promising channel materials to replace Si in the 
sub-10 nm technology node.  Since 22 nm technology node, transistors with 
multi-gate structures (MuGFETs or FinFETs) have been used for high volume 
CMOS production as the additional gates provide better control of short channel 
effects (SCEs).  Strain engineering could further increase the device drive 
current in Ge MuGFETs or gate-all-around (GAA) nanowire (NW) FETs .  The 
first integration of Ge2Sb2Te5 (GST) liner stressor with Ge GAA NW FETs 
formed on GeOI substrates is documented in this thesis.  Ge NWs with ultra-
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narrow wire width were fabricated for the ultimate control of short channel 
effects (SCEs).  Si CMOS compatible process including low-temperature Si 
passivation, high-κ metal gate, and self-aligned metallic nickel germanide NiGe 
source/drain (S/D), was used for the fabrication of high performance Ge NW 
FETs.  Integration of GST liner stressor on Ge GAA FETs was also reported in 
this work.  3-D stress simulation followed by valence band structure calculation 
for GST-strained Ge was performed to study the mechanism of the hole mobility 
enhancement.  Electrical results of Ge NW p-FETs with and without the 
crystallized GST liner were compared.  Significant enhancement of IDsat and 
peak transconductance Gm could be achieved for Ge NW p-FETs with GST liner 
stressor.   
Relaxed or tensile strained GeSn film is desirable for high performance 
GeSn n-MOSFETs as well as for direct-bandgap photonic applications.  The 
first realization of fully-released and relaxed Ge1-xSnx structures on Ge substrate 
is documented in this thesis.  Raman characterization is performed on relaxed 
and tensile strained Ge1-xSnx structures to extract the coefficients of Raman peak 
shift a and b due to the alloy disorder and strain, respectively.  To lower the Sn 
composition with the purpose of achieving direct bandgap Ge1-xSnx alloys and 
also channel materials with higher electron mobility, uniaxially tensile strained 
Ge1-xSnx patterns were fabricated.  Large tensile strain (>1%) was detected in 
the patterned Ge1-xSnx lines, making it a possible structure to realize Group-IV 
optoelectronic devices and high mobility n-channel transistors. 
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In the past few decades, Silicon (Si) complementary metal-oxide-
semiconductor (CMOS) field-effect transistors are scaled exponentially over 
time from micrometer to the deep-mircometer (sub-100 nm) regime.  The 
driving force is the market demand for CMOS applications with faster speed 
and lower cost per functions [1],[2].  Fig. 1.1 illustrates the trend of cost per 
device, transistor leakage, on-state current ION, and transistor switching speed 
as the gate length LG, gate width W, and gate dielectric thickness Tox shrink.   
For long channel metal-oxide-semiconductor field-effect transistors 
(MOSFETs), saturation drive current IDsat or ION, which is an important indicator 
of device performance, is related to carrier effective mobility and transistor 










CI   , for VDS > VGS − VT ,  (1.1) 
where Cox is the gate oxide capacitance, µeff is the effective mobility, W is the 
transistor width, LG is the gate length, VGS is the gate bias, VT is the threshold 
voltage, and VDS is the drain bias.  According to Eq. (1.1), IDsat could be 
increased by increasing effective mobility, decreasing gate oxide thickness, and 
reducing the gate length.   
2 
 
Fig. 1.1.  A chart illustrating the technology trend of CMOS scaling in term of 
device demension and performance [2]-[7].  Cross-sectional TEM images of 
transistors for technology nodes from 90 nm to 22 nm are shown here. 
Traditionally, the enhancement of IDsat is realized by device scaling. 
However, as CMOS technology enters the sub-100 nm regime, the performance 
scaling encounters immense challenges.  One major challenge is the degradation 
















 ,               (1.2) 
where µo and Eo are empirical constants, and Eeff is the effective vertical electric 
field.  Fig. 1.2 shows trend of mobility versus vertical electric field for various 
Intel process technologies [2].  The aggressively scaled gate stack results in an 
increased Eeff [equal to (VGS + VT)/6TOX] [8].  Larger Eeff would result in 



































(1.2)].  In addition, to control the short channel effects of sub-100 nm transistors, 
an increased channel doping concentration is necessary but also decreases the 
carrier mobility due to the enhanced impurity scattering. 
To compensate the mobility degradation due to the technology scaling, 
strain is introduced in the Si channel to maintain or further enhance ION or IDsat.  As 
shown in Fig. 1.2, introducing strain in Si increases the carrier mobility, which 
increases IDsat.  While strain engineering for Si CMOS is a near-term solution for 
mobility or drive current enhancement, using channel materials with higher 
mobilities to replace Si is a long term solution for the sub-10 nm technology nodes.  
In the following sections, the solutions for mobility enhancement will be discussed 
in detail.  
  
Fig. 1.2. Change of effective mobility as a function of effective vertical field 
Eeff for Intel process technologies [2].  Eeff is defined as (VGS + VT)/6TOX [8].  
As TOX scales down, Eeff increases, resulting in more surface scattering and 
























1.2 Strained Technology for Si CMOS 
Since the 90 nm technology node, SiGe source/drain (S/D) stressor for p-
channel MOSFETs (p-MOSFETs) and SiN contact etch-stop layer (CESL) for n-
channel MOSFETs (n-MOSFETs) [2] were adopted for the enhancement of 
carrier mobility and IDsat.  It is believed that strain engineering will still be used 
as one of the major performance boosters for the next few technology nodes 
[2],[4],[10]-[18].   
In general, the carrier mobility µ is given as: 
*m
q
  ,                     (1.3) 
where m* is the conductivity mass and τ-1 is the scattering rate.  Strain enhances 
both electron and hole mobilities by reducing the conductivity effective mass 
and/or the scattering rate.  For electrons, reduction in both m* and τ-1 are major 
contributors for mobility enhancement [19].  However for holes, the  
 
 
Fig. 1.3. Equi-energy surfaces for the 6 degenerate conduction band valleys for 
unstrained (a) and strained (b) Si.  Application of strain splits the energy levels 
















conductivity mass change due to strain induced band warping and carrier 
repopulation [20] plays a more important role in the hole mobility enhancement.   
1.2.1 Strain-enhanced Electron Mobility 
It is demonstrated that both biaxial and uniaxial tensile strains could 
increase the electron mobility.  For electron transport in bulk Si at room 
temperature, the conduction band is comprised of six degenerate or equal-
energy valleys, as shown in Fig. 1.3(a).  For unstrained bulk Si, m∗ is obtained 


























m ,             (1.4) 
where mt is the tranverse mass, and ml is the longitudinal mass as shown in Fig. 
1.3(a).  mt is equal to 0.19 mo and ml is equal to 0.98 mo.  Strain splits the six-
fold degenerate conduction band valleys into two groups [Fig. 1.3(b)]: two-fold 
∆2 valleys (out-of-plane) with lower-energy, and four-fold ∆4 valleys (in-plane) 
with higher energy, as shown in Fig. 1.3(b).  Electrons tend to populate into the 
∆2 valleys, resulting in a reduced in-plane and increased out-of-plane m*.  In 
addition, electron scattering is also reduced as the conduction valleys split into 
lower energy ∆2 valleys and higher energy ∆4 valleys, which decreases the 
possibility for intervalley phonon scatterings [21].   
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Fig. 1.4. (a)-(c) 3-D equi-energy surfaces (E = 25 meV) for the top most valence 
band of Si with (a) no stress, (b) 1 GPa biaxial tensile stress, and (c) uniaxial 
compressive stress in [110] direction.  (d)-(f) E-k diagrams for Si with no stress, 
1 GPa biaxial tensile stress and uniaxial compressive stress in [110] direction, 
respectively [22]. 
 
1.2.2 Strain-enhanced hole mobility 
For holes, both biaxial and uniaxial strain could enhance the mobility 
with different mechanisms.  Figs. 1.4(a) to (c) are the 3-D equi-energy surfaces 
(band energy E = 25 meV) for the topmost valence band of Si with (a) no stress, 
(b) 1 GPa biaxial tensile stress, and (c) uniaxial compressive stress in [110] 
direction [22].  Figs. 1.4(d)-(f) show the corresponding E-k diagrams for Si with 
no stress, 1 GPa biaxial tensile and uniaxial compressive stress, respectively 
[22].  For unstrained Si at room temperature, holes occupy both the heavy-hole 
(HH) and light-hole (LH) bands.  With the application of strain, the valence 
band structure would change.  As shown in Figs. 1.4(e) and (f), both biaxial and 
uniaxial stress cause the shift, warping and mixing of the valence bands.   











(d) Unstrained Si (e) Biaxial tension (f) Uniaxial compression 
[110] [001]k (1/Å) [110] [001]k (1/Å) [110] [001]k (1/Å)
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The valence band structure for Si under in-plane biaxial tension is shown 
in Fig. 1.4(e).  Under biaxial tension, the topmost band along both [001] and 
[110] directions changes to be LH-like.  As holes would occupy the topmost 
band which has the lowest energy, the hole effective mass is thus reduced.  In 
addition, the band splitting near Γ point could also enhance the hole mobility 
due to the reduced interband phonon scattering.  For MOSFETs under biaxial 
stress, reduction in interband phonon scattering is the major contributor for the 
hole mobility enhancement.   
The valence band structure for Si under uniaxial compression in [110] 
direction is shown in Fig. 1.4(f).  Under uniaxial compression, the topmost 
valence band along [110] direction (common MOSFET channel orientation) 
changes to be LH-like near Γ point where most of holes tend to occupy.  As 
compared to biaxial stress, band warping and repopulation induced by the 
uniaxial stress (at the same stress level) create significantly lower in-plane 
effective mass.  Furthermore, at a high vertical field, biaxial stress would not 
enhance the hole mobility due to the reduced separation between the HH and 
LH subbands [23],[24], while the mobility enhancement induced by uniaxial 
stress still maintains [25].  
Uniaxial strain exhibits more advantages for hole mobility enhancement 
than biaxial strain.  It could provide larger hole mobility enhancement at a low 
strain level and high vertical field with only slight band lifting at Γ point, which 
biaxial strain could not achieve [10],[11].  Therefore, uniaxial strain technology 
has been adopted by industry from 90-nm technology node and beyond 
[2],[4],[10]-[18].   
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To predict or calculate the strain-induced mobility enhancement, 
empirically measured piezoresistance coefficients can be used.  The carrier 






|||| ,                  (1.5) 
where ∆μ is the strain induced mobility change, the subscripts   ⃦ and ⊥ refer to 
the directions parallel (longitudinal) and perpendicular (transverse) to the 
direction of the current flow in the MOSFETs, respectively, σ|| and σ⊥ are the 
longitudinal and transverse stresses (positive for tensile stress and negative for 
compressive stress), respectively, π|| and π⊥ are the piezoresistance coefficients 
for the longitudinal and transverse directions, respectively. π|| and π⊥ can be 
expressed in terms of the three fundamental cubic piezoresistance coefficients 
π11, π12, and π44 [2],[26],[27].  For uniaxial strain, σ|| is the primary stress 
component of interest.  In general, a larger strain would lead to a higher carrier 
mobility enhancement.  It should be noted that Eq. (1.5) is valid at low stress 
level.  Non-linearity of piezoresistance effect should be considered at high stress 





Fig. 1.5. Schematics of (a) p-MOSFET with SiGe S/D stressor [2] and (b) n-
MOSFET with Si:C S/D stressor [30].  The interactions of the SiGe and Si:C 
S/D stressors with the Si lattice at the heterojunctions are shown in the insets.  
SiGe in (a) has a larger lattice constant than Si, and induces longitudinal 
compressive strain in the transistor channel.  Si:C in (b) has a lattice constant 
smaller than Si.  When incorporated into the S/D regions of a n-channel 
MOSFET, Si:C induces longitudinal tensile stress and vertical compressive 
stress in the channel. 
Uniaxial strain has been experimentally realized by several techniques 
for performance enhancement, which includes silicon germanium (SiGe) or 
silicon carbon (Si:C) [30] source and drain (S/D) stressor (Fig. 1.5), silicon 
nitride (SiN) capping layer [2],[10], and diamond-like carbon (DLC) liner [33]-
[37].  SiGe or Si:C S/D stressor technique exploits the lattice mismatch between 
S/D and Si to induce beneficial strain in the transistor channel.  The stress 
transfer mechanism for S/D stressors is illustrated in Fig. 1.5.  SiN liner stressor 
or contact etch stop layer (CESL) technique makes use of the intrinsic tensile or 
compressive stress in the SiN film to induce tensile or compressive strain in the 


















Compressive SiN liner stressor has been demonstrated to be a cost-
effective approach to induce strain in p-MOSFETs for drive current 
improvement [2],[4],[5],[10]-[18].  The commonly reported compressive stress 
in SiN liner so far is in the range of 1~3.5 GPa [10], [13]-[16], [18].  However, 
due to the aggressive scaling of gate pitch of Si CMOS, the effective channel 
stress induced by the current SiN stress liner decreases [18],[31], making the 
SiN liner less effective in boosting device performance.  Diamond-like carbon 
(DLC) with very high compressive stress of ≥ 5 GPa [32] was exploited as a 
new liner stressor to enhance the hole mobility for p-MOSFETs.  DLC liner 
stressor technology was first developed by Tan et al. in 2007 [31] and it has 
been demonstrated as a high-stress liner on Si p-channel MOSFETs with various 
device structures, including planar, SOI, and multi-gate devices [31],[33]-[36].  
DLC has also been combined with other stressors such as silicon germanium 
(SiGe) source and drain (S/D) stressors [37].   
Besides CESL and S/D stressors, other strain techniques have also been 
explored to improve IDsat, such as shallow trench isolation [38], fully silicided 
gate-induced stress [39], S/D silicided-induced stress [40] or other process 
induced effects, e.g. stress memorization technique [41]. Further performance 
improvement can be achieved by combining the strain effects due to the various 




1.3 Strain Technology for High Mobility Ge Transistors 
For sub-micron technology nodes, the enhancement of IDsat is realized 
by reducing LG [Eq. (1.1)].  As the CMOS technology advances to sub-100 nm 
nodes, strain engineering was introduced by the industry to compensate for the 
mobility degradation caused by the increased surface and impurity scatterings.  
However, more fundamental problems for IDsat enhancement need to be solved 
when the transistor gate length is scaled to 10 nm or smaller.  For deep-100 nm 
transistors, the carrier scattering in the channel is not the limiting factor for IDsat 
enhancement.  IDsat is more dependent on thermal injection velocity υinj, instead 
of μeff.  For ultra-scaled MOSFETs operating in quasi-ballistic regime, IDsat is 
given by [44] 











 ,         (1.7) 
where Bsat is the ballistic efficiency, and rsat is the backscattering coefficient 
which is used to evaluate the number of carriers that are scattered back to the 
source when moving towards the drain.  For devices operating in full ballistic 
regime, Bsat = 1 and rsat = 0, indicating that carriers are injected to the drain 
without any scattering.  In that case, IDsat is determined by υinj only.  The thermal 
injection velocity was experimentally found to be proportional to the low field 
mobility [45],[46].  A higher low-field mobility leads to a higher injection 
velocity and therefore a higher drive current [Eq. (1.6)].  Therefore, channel 
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materials with higher low-field mobility are desirable to further improve the 
device drive current.   
Replacing Si with high mobility channel materials is the ultimate 
solution to continue transistor performance scaling to sub-10 nm regime.  Table 
1.1 summarizes the electrical properties of channel materials that may be used 
to replace Si.  Ge has very high electron mobility and the highest hole mobility 
among all group IV and III-V semiconductor materials.  Therefore, it is one of 
the most promising channel materials for future low power and high 
performance CMOS technologies.   
1.3.1 Development of Ge multi-gate field-effect transistors (MuGFETs) 
Short channel effects (SCEs) become a severe issue for sub-10 nm d 
MOSFETs.  Although reducing junction depth, thinning gate oxide 
 
Table 1.1.  Material characteristics of potential channel materials for future 
CMOS technologies [47]. 
 
Si Ge InP GaAs InAs InSb 
Band gap 
(eV) 
1.11 0.67 1.34 1.43 0.354 0.17 
Breakdown 
field (MV/cm) 




1350 3900 5400 8500 40000 77000 
Hole mobility 
(cm2/V∙s) 




1.3 0.58 0.68 0.55 0.27 0.18 
Lattice 
constant (Å) 
5.43 5.66 5.87 5.65 6.06 6.48 
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thickness, and increasing channel doping concentration could improve the 
electrostatic control of gate over the channel potential, practical limits on tuning 
these parameters make it almost impossible to scale the MOSFETs to sub-20 
nm using the conventional planar transistor structure.  Since 22 nm technology 
node, Si multiple-gate field-effect transistors (MuGFETs) or FinFETs have 
been adopted by the industry for the improved short channel control owing to 
the additional gates on the fin sidewalls [7],[48].  Furthermore, Si gate-all-
around (GAA) transistors exhibit even more superior control of SCEs owing to 
the GAA geometry as compared to the tri-gate FETs [49]-[51].  As Ge has very 
high hole and electron mobilities, Ge channel MuGFETs or GAA FETs could 
be adopted to achieve high IDsat and also to suppress SCEs at sub-10 nm 
technology nodes.  However, several technical challenges for fabricating the Ge 
transistors, especially Ge MuGFETs or GAA FETs, need to be solved.  
One challenge for fabricating high performance Ge MOSFETs is to 
achieve a high quality gate stack with low interface charge density Dit and 
relatively low equivalent oxide thickness (EOT).  Direct deposition of high-κ 
gate dielectric on Ge without any intentionally formed interfacial layer normally 
results in high gate leakage current and large hysteresis [52], due to the high Dit 
[53].  Ge surface passivation with ultra-thin (a few monolayer) Si or SiO2/Si, 
Ge dioxide (GeO2), Ge oxynitride (GeON), and surface treatments using 
chemistries, such as ammonium sulphide ((NH4)2S, phosphine PH3, have been 
investigated on Ge MOS capacitors and transistors [53]-[58].  High 
performance Ge p-FETs fabricated using various passivation techniques were 
reported in the literature.  For example, R. Zhang et al. demonstrated GeO2 
passivated strained Ge p-FETs with low field mobility up to 552 cm2/V∙s due to 
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the low Dit they achieved ( ~ a few × 10
11 cm-2·eV
-1) [55].  In 2008, IMEC 
reported high performance short channel Ge p-FETs with high on-state current 
and hole mobility of more than 200 cm2/V∙s [56].  In 2010, Intel demonstrated 
short channel strained Ge p-FETs with the hole mobility 3 times higher than the 
state of the art strained Si devices at an inversion hole density of 5×1012 cm-2 
[57].  In 2012, TSMC reported the high performance Ge FinFETs (LG = ~50 nm) 
with peak transconductance GM up to 1.2 mS/μm [58].  Si passivation was used 
Ref. [56]-[58]  
Another challenge to fabricate high performance MuGFETs or GAA 
nanowire (NW) FETs is to achieve low S/D series resistance RSD, as the 
employment of narrow fins for short channel control could result in large RSD.  
Different approaches were used to reduce the series resistance for FinFETs or 
NW FETs, including Schottky barrier (SB) metallic S/D [59],[60],[62], [63] and 
epitaxially grown raised S/D (RSD) [58],[61].  The SB metallic S/D could lower 
RSD due to the low resistance of metal [64], while the RSD structure could 
increase the contact area of S/D regions [65].   
P-channel Ge MuGFETs or NW FETs were initially fabricated by 
bottom-up approaches [66]-[71] .  Although bottom-up approaches could yield 
Ge NW FETs with good electrical characteristics, e.g., low SS and high ION 
[66],[68], these techniques are difficult to be adopted for mass production of Ge 
NW FETs.  Therefore, research work has been done to develop Ge MuGFETs 
using top-down approaches, which are more compatible with the existing 
CMOS manufacturing processes.  In recent years, Ge MuGFETs or NW FETs 
fabricated by top-down approaches have been demonstrated by several research 
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groups [58]-[63],[72]-[77].  However, compared with the very well developed 
and highly manufacturable Si FinFET process, the fabrication process of Ge 
MuGFETs or GAA NW FETs is not well developed yet. 
1.3.2 Strain engineering for Ge MuGFETs 
Strain engineering was introduced to Si CMOS process for mobility and 
IDsat enhancement [78]-[82].  However, there is not so much work on the strained 
Ge transistors, especially Ge MuGFETs or NW FETs [57],[63],[83]-[94].  
While most of strained Ge p-MOSFETs were fabricated on the biaxially strained 
Ge layer grown on Si1-xGex/Si substrates [57],[83]-[89],[91]-[93], some of the 
strained Ge transistors were realized by the thermal condensation of Si1-xGex on 
SOI substrates [63],[90].  Biaxially strained Ge p-MOSFETs were reported to 
have 3 times higher hole mobility than the state-of-the-art strained Si MOSFETs 
at an inversion layer density NS of 5 × 10
12  cm-2 [57],[95], as shown in Fig. 1.6.  
As compared to biaxial strain, uniaxial strain could enhance the hole mobility 
more effectively [20],[63],[94].  W. Chern et al. [94] reported that 
asymmetrically strained Ge NW FETs exhibit 0.8 times higher hole mobility 
than the biaxially strained Ge p-MOSFETs at a NS of 7 × 10
12  cm-2 (Fig. 1.7).  
Liner stressor could also induce asymmetric strain in the transistor channel 
using a simple integration process.  However, the integration of liner stressor on 
Ge FETs has not been demonstrated so far. 
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Fig. 1.6. Mobility versus inversion layer density NS for the strained Ge 
quantum-well FET and relaxed Ge MOSFET reference, with TOX = 14.5Å.  The 
experimental data match well with the 6-band k·p simulations assuming Dit and 
surface roughness matched to state-of-the-art Si.  At NS  = 5×10
12 cm-2, the Ge 
FET exhibits 3 times mobility gain over state-of-the-art strained Si [57],[95]. 
 
Fig. 1.7. Effective hole mobility for tri-gate FETs, on-chip planar (biaxially 
strained Ge) FETs, and Si hole universal mobility.  NS for the tri-gate transistor 
is calculated using a conservative effective wire width WEFF = 500×(WNW + 
2HNW).  The mobility of the planar FET was extracted at a channel width W = 
LG = 100 μm.  The mobility for the transistor with a nanowire width WNW of 49 
nm is ~ 1.8 times of the biaxial strained Ge mobility at NS =7×10
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1.4 High Mobility Channel Material – GeSn Alloy 
As listed in Table. 1.1, Ge exhibits the highest hole mobility (1900 
cm2/V·s) and decent electron mobility (3900 cm2/V·s) among all the Group IV 
and III-V semiconductors.  Recently, germanium-tin (Ge1-ySny) alloys were 
reported to have even higher carrier mobility than Ge due to the incorporation 
of substitutional tin (Sn) [96].  In addition, Ge1-ySny alloys also have better 
compatibilities with the Si CMOS processing technologies, as compared to the 
III-V compound semiconductors.  Therefore, Ge1-ySny MOSFETs are another 
possible replacement of Si CMOS for the future technology nodes. 
GeSn p-MOSFETs were experimentally demonstrated with higher hole 
mobility than Ge p-MOSFETs [97]-[99]. Simulations on the band structure of 
GeSn alloys show that the incorporation of Sn into Ge leads to an improvement 
in υinj or effective mass [100]-[102] for both the n- and p-channel GeSn 
MOSFETs.  However, the electron mobility of GeSn n-MOSFETs is still lower 
than the strained Si n-MOSFETs despite the high electron mobility in bulk GeSn 
[102].  To improve the electron mobility, several process challenges need to be 
solved, e.g., formation of high-quality (or low Dit) gate stack or reduction of 
processing temperature to avoid Sn segregation.  In addition, since most of the 
GeSn alloys were grown on Ge substrates, intrinsic compressive stress would 
exist in the GeSn layer due to the lattice mismatch between GeSn and Ge.  The 
compressive stress is beneficial for the GeSn p-MOSFETs [103] but degrades 
the electron injection velocity for the GeSn n-MOSFETs [101].  Therefore, 
realization of relaxed or tensile strained GeSn films is very important to achieve 
high performance GeSn n-MOSFETs.   
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1.5 Thesis Outline and Original Contributions 
To solve some of the challenges mentioned above, this thesis provides 
some near-term and long-term solutions that may be adopted in the future 
technology nodes.  The main technical contents of this thesis work are 
documented in four chapters. 
Chapter 2 documents a carrier transport study on p-FETs strained using 
a DLC liner stressor.  A temperature dependent channel backscattering model 
was employed to extract carrier transport parameters such as Bsat and υinj.  The 
impact of highly compressive strain due to DLC over Bsat, rsat, and υinj was 
studied for p-FETs with and without DLC liner stressor.  Correlation between 
carrier mobility and Bsat will also be discussed. 
Chapter 3 reports the simulation and experimental demonstration of 
strained p-channel FinFETs with GeTe liner stressor which exhibits very large 
volume contraction (~10%) during phase-transformation.  When the GeTe liner 
changes phase from amorphous (α-GeTe) to polycrystalline state (c-GeTe), it 
contracts and imparts very high compressive channel stress.  A finite element 
method simulation was performed to study the channel stress in FinFETs, 
followed by a k·p calculation of Si valence band structure for Si with and 
without strain.  With the strain effect induced by the GeTe liner, the effective 
mass of Si is reduced and the band dispersion between HH and LH near Γ point 
increases.  Electrical characterization of Si p-FinFETs with and without GeTe 
liner stressor was carried out.  Significant IDsat enhancement was observed for 
FinFETs with 50 nm c-GeTe liner stressor over the control devices.   
Chapter 4 demonstrates the first integration of GST liner stressor with 
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Ge GAA NW FETs formed on GeOI substrates.  Ge NWs with ultra-narrow 
wire width were fabricated for the ultimate control of SCEs.  Si CMOS 
compatible process including low-temperature Si passivation, high-κ metal 
gate, and self-aligned SB nickel germanide (NiGe) S/D was used for the 
fabrication of high performance Ge NW transistors.  Integration of GST liner 
stressor on Ge GAA FETs was also reported in this Chapter.  3-D stress 
simulation followed by valence band structure calculation for GST-strained Ge 
was performed to study the mechanism of the hole mobility enhancement.  
Electrical results of Ge NW p-FETs with and without crystallized GST liner 
were compared.  Significant increase of IDsat and peak transconductance Gm 
could be achieved for Ge NW p-FETs with GST liner stressor.   
Chapter 5 studies the Raman characterization of relaxed and tensile 
strained GeSn structures on Ge substrate.  Fully-released and relaxed GeSn 
structures on Ge substrate were realized for the first time.  The coefficients of 
Raman peak shift a and b due to the alloy disorder and strain, respectively, were 
experimentally obtained.  To lower the Sn composition needed to achieve direct 
bandgap Ge1-ySny alloys and also to obtain channel materials with higher 
electron mobility, uniaxially tensile strained GeSn nano-ribbons were fabricated. 
Large tensile strain (>1%) was detected in the patterned GeSn lines, making it 
a possible structure to realize Group-IV optoelectronic devices and high 
mobility n-channel MOSFETs. 
The thesis ends with an overall conclusion and possible future research 




Carrier Transport in Strained P-
channel Field-Effect Transistors (P-
FETs) with Diamond-like Carbon 
(DLC) Liner Stressor 
 
2.1 Background 
2.1.1 Diamond-like Carbon (DLC) Liner Stressor 
Improvement in the drive current IDsat of silicon (Si) metal-oxide-
semiconductor field-effect transistors (MOSFETs) has traditionally been 
realized through device miniaturization.  In recent years, MOSFET scaling 
meets immense challenges, and alternative approaches for improvement of IDsat 
have been explored.  Channel strain engineering is a promising candidate for 
carrier mobility and therefore IDsat enhancement.  Contact etch stop layer (CESL) 
or liner stressor has been adopted since 90 nm technology node.  The key 
concept of the liner stressor technique is the mechanical coupling of the intrinsic 
stress from the liner to the MOSFET channel, resulting in uniaxial strain in the 
channel.  The intrinsic compressive stress in commonly reported SiN liner for 
p-channel FETs (p-FETs) is in the range of 1 to 3.5 GPa so far [10]-[18]. 
However, due to the aggressive scaling of gate pitch as illustrated in Fig. 
2.1, the effective channel stress induced by the current SiN stress liner decreases 
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Fig. 2.1.  Illustration showing that as pitch size scales down from (a) to (b), less 
space between adjacent gates would be left for the liner stressors to fill in, 
resulting in reduced stress in transistor channel. 
[18],[31], making the SiN liner less effective in boosting device performance.  
A liner stressor with higher intrinsic compressive stress is desirable to maintain 
or induce higher channel strain as the gate pitch is reduced.   
Diamond-like carbon (DLC) is an insulating material with very high 
compressive stress of 5 GPa or higher [32].  It is well known for its high 
hardness, resistivity, wear resistance, and chemical inertness.  It has been widely 
used in hard disk industry as protective overcoats [32],[104]-[107]. DLC liner 
stressor technology was first developed by Tan et al. in 2007 [33] and it has 
been demonstrated as a high-stress liner on Si p-channel MOSFETs with various 
device structures, including planar, SOI, and multi-gate devices [31],[33]-[36].  
DLC has also been combined with other stressors such as silicon germanium 
(SiGe) source and drain (S/D) stressors [37].   
2.1.2 Carrier Backscattering for Nanoscale MOSFETs 
As the channel length of a MOSFET advances into the nanoscale regime 
when the carrier transport is quasi-ballistic, the channel backscattering 
phenomena (as illustrated in Fig. 2.2) becomes important.  When carriers are 
injected from the source-end into the channel, some carriers are backscattered 
within a critical length lo from the lowest electron energy point in the valence 
Pitch






band.  More backscattering results in a reduced IDsat.  The source injection 
velocity υinj also affects IDsat [112].  To improve IDsat performance, rsat should be 
reduced and υinj should be increased. 
Although significant IDsat enhancement using DLC liner stressor has 
been reported for p-FETs with various device structures [33]-[37], the carrier 
transport characteristics of short channel p-FETs with DLC liner stressor like 
rsat and υinj has never been studied.  In this Chapter, we report a carrier transport 
study on p-FETs strained using a DLC liner stressor.  A temperature dependent 
channel backscattering model [108]-[111] was employed to extract 
backscattering parameters such as ballistic efficiency Bsat and υinj.  The impact 
of the high compressive strain on carrier transport parameters Bsat, rsat, and υinj 
 
Fig. 2.2.  The backscattering coefficient rsat of injected holes from the source 
end is related to the critical length lo for backscattering. rsat is defined at an 
energy of kBT (~25 meV) above the valence band barrier minimum.  Higher 
source injection velocity υinj and less carrier backscattering rsat are both 















is examined by comparing p-FETs with and without DLC liner stressor.  
Correlation between carrier mobility  and Bsat will also be studied. 
2.2 Temperature Dependent Backscattering Model 
The ballistic transport theory for MOSFETs with sub-100 nm gate 
length LG was firstly proposed by K. Natori in 1994 [113] and M. Lundstrom 
[44] formed a simplified scattering model to express the current-voltage (I-V) 
characteristics in terms of scattering parameters rather than mobility.  For a 


























   
satinjinv BWQ  ,                        (2.1) 
where COX is the oxide capacitance, W is the channel width, υinj is the injection 
velocity, VGS is the gate voltage, VTsat is the threshold voltage, Qinv is the 
inversion layer density near the low-field source, and Bsat is the ballistic 
efficiency.  This expression assumes non-degenerate carrier statistics, and the 
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24 
where λo is the near-equilibrium mean-free-path, and lo is the critical distance 
where the potential increases by kBT from the valence band barrier minimum, 
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l ,                      (2.6) 
where m* is the carrier effective mass, T is the temperature, ε(0+) is the electric 
field profile near the source and μ is the low field mobility.  Differentiation of 
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 Dsat .                  (2.8) 
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As implied by Eqs. (2.7) and (2.8), both α and η can be experimentally extracted 
by fitting the ΔIDsat versus T and ΔVTsat versus T curves, respectively.  λo/lo, 
which is the ratio of carrier mean free path to the critical length for 



























.        (2.9) 
A detailed derivation of Eq. (2.7) is given in Appendix A. 
2.3 Experiments 
In this Chapter, 8-inch bulk Si substrates were used for the fabrication 
of p-channel FETs (p-FETs).  SiO2 gate dielectric of 3 nm was thermally grown, 
followed by poly-Si gate deposition, gate pre-doping, and the formation of SiO2 
hard mask.  Gate definition was performed to achieve LG down to 70 nm.  This 
was followed by source/drain (S/D) extension implant, the formation of SiN 
spacer on SiO2 liner, and deep S/D implantation.  Ni with a thickness of 7 nm 
was then deposited by sputter to form NiSi.  To improve the adhesion of the 
DLC film, 10 nm SiO2 was deposited on the transistors, prior to the deposition 
of DLC liner using a filtered cathodic vacuum arc (FCVA) system. The structure 
of a Si p-FET integrated with DLC liner stressor is shown in Fig. 2.3.  Intrinsic 
compressive stress as high as 6.5 GPa could be achieved for a DLC film 
deposited on a blanket Si wafer [34].  Control devices were also fabricated 
where the step of depositing DLC was skipped.  Contact patterning and opening 
were then performed using a photoresist lift-off process, followed by the 
removal of SiO2 using dilute HF.  The p-FET fabrication process steps 
mentioned above were done by Dr. TAN Kian-Ming from our research group.   
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Fig. 2.3. TEM image of a Si p-FET with DLC liner stressor [31].  DLC layer 
adheres well to the SiO2 layer beneath it.  (Inset, top) Schematic showing a Si p-
FET integrated with DLC liner stressor. The bottom SiO2 layer is to improve the 
adhesion of DLC film to the substrate.  (Inset, bottom) SEM image shows the top 
view of a Si p-FET after depositing the DLC liner [31]. 
The fabrication details were reported in Ref. [31].  The following steps were 
performed by the author. Electrical characterization was performed by direct 
probing on the NiSi source, drain, and gate pads.  For each split, devices with 
LG ranging from 90 nm to 125 nm were measured at various characterization 
temperatures T ranging from 26 C to 125 C.  
2.4 Results and Discussion 
2.4.1 I-V characteristics of p-FETs with DLC Liner Stressor 
Fig. 2.4 shows the drain current-gate voltage (ID-VGS) characteristics of 
a pair of p-FETs with (strained) and without (unstrained) the DLC liner stressor.  
For both devices, LG is 90 nm and the channel width WCH is 0.8 µm.  The drain 
current ID is normalized by WCH.  The two devices have comparable drain 
induced barrier lowering (DIBL) of ~177 mV/V and subthreshold swing (SS) 
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Fig. 2.4.  ID-VGS characteristics of the strained (with DLC liner stressor) and 
control (without DLC liner stressor) p-FETs with LG = 90 nm and WCH = 0.8 
µm, measured at VDS of -0.1 and -1.1 V, showing comparable SS and DIBL.   
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Fig. 2.5.  ID–VDS characteristics of the same pair of devices as shown in Fig. 
2.4, measured at (VGS – VTsat) of 0 V to -1.2 V in steps of -0.2 V.  ID enhancement 
of ~27% was observed at VGS – VTsat = -1.2 V, for the strained p-FET over the 
control. 
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A slight VTsat shift could be observed for p-FET with DLC liner stressor 
due to the strain induced bandgap narrowing and change in the density of states 
[17].  Fig. 2.5 shows the ID-VDS characteristics of the same pair of devices as 
shown in Fig. 2.4.  ID enhancement of ~27% could be observed for the strained 
p-FET over the control, at a gate overdrive VGS – VTsat = -1.2 V.   
For an overview of the IDsat enhancement for the strained p-FETs with 
DLC liner stressor as compared to the unstrained ones, the off-state current 
versus drive current (IOFF-IDsat) characteristics of a large number of devices are 
plotted in Fig. 2.6.  At a fixed IOFF of 100 nA/μm, we observe an IDsat 
enhancement of ~53% for the strained p-FETs over the control.  No obvious 
increase of IOFF was observed for the  
















































 = -1.1 V
 
Fig. 2.6. The off-state current versus drive current (IOFF-IDsat) plot shows a 53% 
enhancement of IDsat for p-FETs with DLC liner stressor over the control, at IOFF 
= 100 nA/μm.  IOFF was obtained at VGS – VTsat = 0.1 V and VDS = -1.1 V.  IDsat 
was obtained at VGS – VTsat = -1.1 V and VDS = -1.1 V.  For each device split, 
~50 transistors were measured. 
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Fig. 2.7.  The procedure for extracting backscattering coefficient rsat, ballistic 
efficiency Bsat and carrier injection velocity υinj based on the temperature 
dependent backscattering model.   
strained p-FETs over the control.  The compressive strained induced by DLC 
liner stressor could lead to large IDsat enhancement without degrading the off-
state current leakage. 
2.4.2 Extraction of Temperature Dependent Parameters α and η 
In order to study the impact of DLC liner stressor on the carrier transport 
characteristics of nanoscale p-FETs, a characterization approach based on the 
temperature dependent backscattering model as described in Section 2.2 was 
employed.  The impact of strain on carrier transport characteristics is 
investigated in terms of near-equilibrium mean free path λo, backscattering 
coefficient rsat, ballistic efficiency Bsat, and carrier injection velocity υinj.  Probe 
station equipped with K-20 Programmable Temperature Controller was used to 
achieve accurate temperature measurements.  The use of the temperature 
controller allows the temperature of the hot stage to be varied with accuracy up 
to ± 0.05 K.  I-V measurements were carried out at a temperature from 26 °C to  










































































































 26 ºC 
 76 ºC 





 = 90 nm
(a)
 
Fig. 2.8.  ID-VGS characteristics of a p-FET strained by the DLC liner stressor 
with LG = 90 nm, measured at 26 °C, 76 °C, and 122 °C.  VTsat is extracted at 
constant current of ID = 10
-6 A.  |VTsat| decreases with increasing temperature.   
~125 °C, with a step of ~15 °C.  The procedure for extraction of rsat, Bsat, and 
υinj is shown in Fig. 2.7.   
In order to extract the backscattering related parameters, α and η were 
firstly extracted from the measurements of IDsat and VTsat as a function of 
characterization temperature T, respectively.  Fig. 2.8 shows the ID versus VGS 
characteristics for a p-FET with DLC liner stressor measured at 26 °C, 76 °C, 
and 122 °C.  For the strained p-FET, LG = 90 nm.  The magnitude of VTsat 
decreases with increasing temperature, as illustrated in the inset of Fig. 2.8.  The 
change in VTsat as a function of T is shown in Fig. 2.9.  VTsat was extracted using 
the constant current method.  According to Eq. (2.8), η is the slope of the VTsat 
versus T curve.  It could be obtained by linearly fitting the data points in Fig. 
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2.9.  The change in drive current ΔIDsat/IDsat is plotted as a function of T, as 
shown in Fig. 2.10.  IDsat is extracted at a fixed VGS of -1.5 V and a fixed VDS of 
-1.1 V, and tracked at various temperatures.  As shown in Fig. 2.10, the change  
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Fig. 2.9.  Saturation threshold voltage VTsat is plotted as a function of 
characterization temperature T for a p-FET with DLC liner stressor.  The gate 
length of the p-FET is 90 nm.  Linear fitting of the measured data gives a best-
fit line with a slope η of 4.432×10-4 V/°C. 
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Fig. 2.10.  Change in saturation drive current ΔIDsat/IDsat as a function of 
characterization temperature T for a p-FET with DLC liner stressor.  The gate 
length of the p-FET is 90 nm.  Linear fitting of the measured data gives a best-
fit line with a slope α of 1.182×10-3 °C-1. 
in ΔIDsat/IDsat is negative and is linearly proportional to T.  This is generally due 
to the increased phonon scattering in the channel, leading to reduction in the 
effective mobility, as T increases.  The slopes of ΔIDsat/IDsat versus T is defined 
as α.  For a strained p-FET with LG = 90 nm, η = 4.432×10-4 V/°C and α = 
1.182×10-3 °C-1. 
With the numerical values of η and α extracted from Figs. 2.9 and 2.10, 
λo/lo is calculated to be 1.856, giving Bsat and rsat of 0.48 and 0.35, respectively, 
for a strained p-FET with LG = 90 nm.  This is comparable with values reported 
in Ref. [110] and [111] for process-strained Si (PSS) p-FETs with a similar LG.   
33 
 
Fig. 2.11.  VTsat as a function of characterization temperature T for a p-FET 
without DLC liner stressor.  LG of the p-FET is 90 nm.  Linear fitting of the 
measured data gives a best-fit line with a slope η = 6.993×10-4 V/°C. 
 
Fig. 2.12.  ΔIDsat/IDsat as a function of characterization temperature T for a p-
FET without DLC liner stressor.  The gate length of the p-FET is 90 nm.  Linear 
fitting of the measured data gives a best-fit line with a slope α =  
1.109×10-3 °C-1. 
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Similarly, α and η were also extracted for p-FETs without DLC liner 
stressor.  Fig. 2.11 and 2.12 show the change of VTsat and ΔIDsat/IDsat as functions 
of T, respectively, for an unstrained p-FET with LG = 90 nm.  For this device, η 
= 6.993×10-4 V/°C and α = 1.1109×10-3 °C-1 could be extracted from the figures 
by linearly fitting the measured data in Figs. 2.11 and 2.12, respectively.   
2.4.3 Investigation of λo/lo, rsat, and Bsat  
As shown in the previous section, the values of α and η were extracted 
for both the control and strained p-FETs.  λo/lo, rsat, and Bsat could then be 
calculated using Eqs. (2.9), (2.2) and (2.1), respectively.  Fig. 2.13 shows the 
change of λo/lo ratio as a function of DIBL.  DIBL is defined to be the change 
in threshold voltage per unit change in drain bias.  In general, the value of DIBL 
is small for Si transistors with long LG and increases with decreasing LG.  A 
large DIBL suggests a short LG.  The value of DIBL for the strained p-FETs is 
comparable to the unstrained ones, as illustrated in Fig. 2.14.  DIBL is ~70 
mV/V for LG = 125 nm and is ~160 mV/V for LG = 90 nm.  As shown in Fig. 
2.13, λo/lo for p-FETs with DLC liner stressor is smaller than the control p-FETs.  
In addition, λo/lo ratio generally decreases with increasing DIBL or decreasing 
LG for both the control and strained p-FETs.  This is because the critical length 
for backscattering lo decreases as LG reduces (illustrated in the inset of Fig. 2.13), 
resulting in an increase in the λo/lo ratio.   
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Fig. 2.13.  λo/lo ratio of both the unstrained and DLC stressed p-FETs versus 
DIBL.  Strained p-FETs shows smaller λo/lo ratio than the unstrained ones. The 
solid and dash lines are obtained by linear fitting the data points in each split. 
(Inset) As LG decreases, the critical length lo decreases due to the increased 
lateral electric field. 
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Fig. 2.14.  DIBL of the unstrained and strained P-FETs as a function of LG.  At 
each gate length, DIBL for both groups of transistors are similar.  The dispersion 
or scatter in data is due to device-to-device variation introduced during 
fabrication. 
 
























In Fig. 2.15, the dependence of rsat is plotted as a function of DIBL 
measured at room temperature.  It is observed that rsat decreases with increasing 
DIBL, implying that p-FETs with smaller LG have a smaller ratio of carriers 
being scattered back to the source after being injected into the channel region.  
This is attributed to an increase in the lateral electric field in devices with a 
shorter LG, which reduces lo [109].  A smaller lo gives a larger λo/lo, resulting in 
a smaller rsat and a higher Bsat.  For LG = 90 nm, it is also observed that strained 
p-FETs with the DLC liner have a ~10% higher rsat than the unstrained p-FETs.  
Ref. [111] also showed that PSS p-FETs leads to a ~15% higher rsat at the same 
LG.  The degradation of rsat diminishes at larger LG or smaller DIBL. the 
dependence of Bsat is plotted as a function of DIBL measured at room 
temperature, as shown in Fig. 2.16. 
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DIBL (mV/V)  
Fig. 2.15.  Backscattering coefficient rsat of both the unstrained and DLC 
strained p-FETs versus DIBL.  DIBL was measured at room temperature.  For 
p-FETs with the DLC liner stressor, obvious degradation of rsat could be 
observed. 
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Fig. 2.16.  Ballistic efficiency Bsat of both the control and DLC stressed p-
FETs versus DIBL.  DIBL was measured at room temperature.  For P-FETs 
with the DLC liner stressor, obvious degradation of Bsat could be observed. 
2.4.4 Enhancement of Carrier Injection Velocity υinj 








.            (2.10) 
In Fig. 2.17, υinj is plotted as a function of LG for p-FETs with and without a 
DLC liner stressor.  Approximately 39% enhancement in υinj could be observed 
at LG = 90 nm for a strained p-FET over the control.  Ref. [111] reports an ~50% 
enhancement of υinj for PSS p-FETs, which is higher than the value reported in 
this work.  The increase in υinj is attributed to the reduction in the hole effective 
mass mh.  The high compressive stress induced in the channel by DLC liner 
modifies the valence band structure, leading to a more light-hole-like valence 
band minimum.  Since most carriers occupy the topmost valence band, a  
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Fig. 2.17.  Hole injection velocity υinj for p-FETs with and without DLC liner 
stressor.  The strained p-FETs show significant higher υinj than the control 
transistors. 
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Fig. 2.18.  The percentage increase in hole injection velocity Δυinj/υinj is plotted 
against the drive current enhancement ΔIDsat/IDsat.  The increase in υinj 





strained-induced change of the conductivity effective mass has a significant 
impact.  For an unstrained p-FET, the hole effective mass in the heavy-hole 
valence subband mhh is ~0.53 mo, and that in the light-hole subband mlh is 
~0.15 mo.  As a compressive strain is induced in the channel, band-mixing 
effects make the valence band minima more light-hole like, resulting in a much 
smaller mh.  A 39% υinj enhancement observed in our experiment corresponds 
to a ~46% reduction in mh (by ~0.27 mo). 
Injection velocity enhancement Δυinj/υinj is further investigated by 
plotting it against drive current enhancement ΔIDsat/IDsat in Fig. 2.18.  As the 
enhancement in υinj is large, IDsat enhancement could be achieved even with a 
degraded or reduced Bsat.  As LG reduces, ΔIDsat/IDsat increases due to the larger 
strain in transistor channel [33].  ~35% IDsat enhancement is achieved for p-
FETs with LG = 90 nm, comparable with the result reported in Ref. [111]. 
2.4.5 Enhancement of Carrier Mobility µ 
The carrier mobility µ is discussed in this section.  Based on the 












              (2.11) 
IDsat is related to Bsat, and is proportional to the carrier mobility µ.  The fractional 
increase in mobility Δµ/µ could be determined from Eq. (2.11) as ΔIDsat/IDsat and 
Bsat have been obtained.   
Fig. 2.19 plots Δµ/µ against ΔIDsat/IDsat.  Comparing a strained p-FET 
with an unstrained one at LG = 90 nm, a ~35% improvement in IDsat arises from 
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a ~70% mobility enhancement.  The percentage of drive current enhancement 
is estimated to be 0.45 times the mobility enhancement, which is consistent with 
the value reported in Ref. [112].  Higher IDsat gain would be achieved if Bsat 
could be higher.  In addition, as Bsat increases, IDsat enhancement would be less 
dependent on the carrier mobility and carrier transport would eventually 
approach the full ballistic transport limit at Bsat =1.  However, before the ballistic 
limit is reached, near equilibrium mobility continues to be an important 
parameter in determining the performance of a nanoscale transistor. 
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Fig. 2.19.  Mobility enhancement Δµ/µ as a function of ΔIDsat/IDsat.  Significant 
IDsat enhancement observed in the DLC strained p-FETs is attributed to the large 





In summary, the carrier transport characteristics of compressively 
strained p-FETs with a DLC liner stressor were investigated in this Chapter.  
DLC liner stressor induces large compressive strain in the transistor channel, 
leading to significant IDsat enhancement without compromising DIBL and SS.  
For the strained p-FETs, the compressive strain induced by DLC liner stressor 
degrades Bsat but increases the source-side carrier injection velocity, resulting in 
a net gain in IDsat.  The main contributor to IDsat enhancement is the increase in 
injection velocity.  The large improvement in hole mobility and IDsat suggests 
that the DLC liner stressor is a promising channel strain engineering technique 
for p-FET performance boost.  
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Chapter 3 
GeTe Liner Stressor featuring Phase-
Change Induced Volume-
Contraction for Strain Engineering 
of Sub-50 nm p-Channel FinFETs: 
Simulation and Electrical 
Characterization  
 
3.1 Background  
Multi-gate field-effect transistors or FinFETs have the excellent control 
of short-channel effects (SCEs) and have been adopted at the 22 nm technology 
node [7],[33],[35],[36],[48],[65],[59],[79],[114],[116],[117].  To further 
improve the carrier mobility and on-state current in FinFETs, various 
techniques to introduce stress or strain in the transistor channel, such as use of 
source/drain (S/D) stressors and liner stressors, have been adopted in the 
fabrication process [33],[35],[36],[59],[79],[81],[118],[119].  High-stress liners 
such as Silicon Nitride (SiN) contact etch stop layer (CESL) [59],[79],[118] and 
Diamond-Like Carbon (DLC) [33],[35],[36],[120] were demonstrated to induce 
large stress in the transistor channel region, leading to mobility and drive current 
enhancement.  For p-channel FinFETs (p-FinFETs), a liner stressor which could 
induce very large compressive channel stress or strain in the source-to-drain (S-
to-D) direction is needed for hole mobility enhancement. 
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A new strain engineering concept involving volume contraction of the 
liner material was recently introduced [81],[119],[121].  A phase change 
material Ge2Sb2Te5 (GST) was used as a liner stressor, exploiting its property 
of volume contraction when phase-changed [122] from the amorphous state (α-
GST) to the polycrystalline state (c-GST).  The percentage contraction for GST 
is ~7%.  Large saturation drive current IDsat enhancement was reported due to 
the phase-change induced compressive stress in the FinFET channel region 
along the S-to-D direction [81],[119],[121].  To further improve the IDsat of p-
FinFETs, phase change liner materials that contract more during crystallization 
are explored [123]-[125].  Initial results on the integration of a new phase 
change liner stressor GeTe on sub-50 nm p-FinFETs were reported in Ref.[82].  
As compared to the GST liner stressor, GeTe liner stressor exhibits a larger 
volume contraction of ~10% during phase change [123],[124], leading to higher 
channel stress and therefore higher hole mobility.   
In this Chapter, we report a detailed investigation of sub-50 nm p-
FinFETs with GeTe liner stressor, including stress simulation, band structure 
calculation, experimental demonstration, and a discussion of the device physics.  
A 3-dimensional (3-D) finite element method (FEM) stress simulation was 
performed to study the stress profiles in the device channel.  Strain tensors were 
extracted and used for band structure calculations.  The valence band structure 
was calculated using 6 band k·p Hamiltonian for Si with and without strain.  This 
is the first study on the effect of phase change stressor on the Si valence band 
structure.  The GeTe-induced channel strain reduces hole effective mass and 
increases the energy separation between the heavy-hole and light-hole bands at  
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Fig. 3.1. (a) Three dimensional (3-D) schematic of a FinFET integrated with the 
GeTe liner stressor.  Si fin was formed along [110] direction, and the 
polycrystalline Si gate stack was formed along [11̅0] direction. An SOI FinFET 
structure was chosen for its ease of realization in our facility, though the GeTe 
liner stressor should also be effective on bulk FinFETs.  (b) A two-dimensional 
(2-D) zoomed-in view of the GeTe liner stack wrapping around the fin is shown 
in the right. Two SiO2 layers (grey) sandwiched the GeTe layer (green). With a 
220 °C anneal, GeTe crystallizes and compresses the fin it wraps. 
Γ point.  Experimental demonstration of transistors with and without GeTe liner 
stressor and extensive electrical characterization were also performed.  
Significant hole mobility and IDsat enhancement were experimentally observed 
for FinFETs with GeTe liner stressor. 
3.2 Concept and Material Selection 
This section illustrates the strain engineering concept investigated in this 
work.  Fig. 3.1(a) shows a 3-D schematic of a silicon-on-insulator (SOI) FinFET 
structure integrated with a GeTe liner stressor.  The liner stressor consists of 
two thin layers of SiO2 and a GeTe layer sandwiched in between.  A two-
dimensional (2-D) schematic of the GeTe liner stressor wrapping around the Si 
















promotes adhesion between the GeTe layer and the device, while the top SiO2 
capping layer prevents stress release.  Upon crystallization, the GeTe liner 
contracts by ~10% [123],[124], and thus squeezes the Si fin.  Large compressive 
stress would be induced in the channel region.  The strain induced by phase 
change material in a FinFET channel was studied using Nano Beam Diffraction 
(NBD), as reported in Ref. [121].   
To introduce a higher strain in the FinFET channel, phase change 
materials with a higher volume contraction were explored [123]-[125].  Fig. 3.2 
shows the percentage in film thickness change when various phase change 
materials deposited on SiO2/Si substrate (for Ge1Sb2Te4, Sb2Te3, and Ge1Te4Sb7) 
[123] or on Si substrate (for AgInSbTe [122], Ge2Sb2Te5 [122], Ge4Sb1Te5 
[122], and GeTe) are annealed.  GeTe shows the largest percentage thickness 






































































Fig. 3.2 Comparison of percentage film thickness reduction when different 
phase-change materials are converted from amorphous to crystalline state 




Fig. 3.3. (a) 2-D schematic showing the cross-sectional view of a patterned 
GeTe thin film on a Si substrate.  (b) Cross-sectional SEM image of a patterned 
GeTe thin film on the Si substrate used for the measurement of GeTe film 
thickness before and after anneal.  (c) AFM measurement was done on a 10 µm 
× 10 µm region near the edge of the GeTe pattern.  The step height is the GeTe 
film thickness.  (d) Line profiles showing the thicknesses of the GeTe film 
before and after anneal.  11% film thickness reduction could be observed. 
Photoresist (PR) was spin coated and patterned on a Si substrate by 
optical lithography, followed by sputter deposition of the GeTe film, and a lift-
off process to form a patterned GeTe film on the patterned PR regions.  A 2-D 
schematic of the cross-sectional view of a patterned GeTe film on the Si 
substrate is shown in Fig. 3.3(a), and the cross-sectional SEM image of a 
fabricated GeTe/Si sample is shown in Fig. 3.3(b).  Atomic Force Microscopy 
(AFM) [Fig. 3.3(c)] was used to measure the thickness of the patterned GeTe 
before and after a 220 °C 20 minutes anneal.  Fig. 3.3(d) shows the cross-
sectional surface profiles of the GeTe/Si sample.  The GeTe thickness decreases 
from 63 nm to 56 nm, i.e., a 11% thickness reduction.  Due to the large volume 
change of GeTe (Fig. 3.2 and 3.3), it is selected over the other phase change 
materials for device integration. 
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3.3 Stress Simulation and Valence Band Structure Calculation 
3.3.1 Stress Simulation 
In this section, 3-D stress simulation was performed to study the effect 
of the GeTe liner stressor on the channel stress profiles.  Fig. 3.4 shows a 
schematic of the simulated structure.  The geometric parameters (Fig. 3.4 inset) 
were determined from the fabricated device structure, i.e., gate length LG = 35 
nm, gate height HG = 70 nm, fin width WFin = 45 nm, HFin = 35 nm, and spacer 
width WSpacer = 20 nm.  The FinFET is conformally covered by a layer of 
amorphous GeTe (α-GeTe) at a thickness Tα-GeTe of 55 nm.  Upon crystallization, 
the GeTe volume contracts by ~10%, giving the crystallized GeTe (c-GeTe) a 
thickness Tc-GeTe of 50 nm.   
The boundary conditions of the model were set as follows.  The upper 
surfaces normal to [100] axis were set to be free surfaces.  The bottom surface 
of the substrate was fixed with zero displacement in the vertical or [001] 
direction u[001.  The GeTe film was allowed to relax in both S-to-D ([110]) 
direction and transverse fin ([1̅10]) direction.  The lateral dimensions of the 
buried oxide and Si substrate were set to be large enough so that the stress near 




Fig. 3.4. 3-D schematic of a FinFET model used in numerical simulation to 
calculate the stress in the channel region.  Plane AA’ is normal to [1̅10] direction 
and is 2 nm from the sidewall of the fin.  The geometrical parameters of the 
simulated model are shown in the inset. 
The Young’s modulus for SiO2, SiN, poly-Si, and GeTe are taken as 70 
GPa, 160 GPa, 176 GPa, and 58 GPa [125], respectively.  The stiffness 
constants used to convert the stress tensors to the strain tensors are C11 = 194.5 
GPa, C12 = 35.7 GPa, C13 = 64.1 GPa, C33 = 165.7 GPa, C44 = C55 = 79.6 GPa, 
and C66 = 50.9 GPa [126].  The contraction of the GeTe layer was simulated 
using the framework of thermoelasticity [127],[128].  A similar model was built 
up in Ref. [121] and matches well with the NBD results.  As shown in Fig. 3.4, 
Plane AA’ is cut through the fin along [110] or S-to-D direction, and is 2 nm 
away from the fin sidewall which is close to the peak of the inversion charge 
density [129].  Fig. 3.5 shows the stress profiles of σ[110] in the S-to-D direction 
and σ[001] in the vertical direction.  σ[110] is ~-1.5 GPa and σ[001] is around -600 
MPa in the transistor channel region.  The stress in [1̅10] or transverse fin 
direction is negligible as compared to σ[110] and σ[001] in the channel region, 







Gate Length LG = 35 nm
Fin Width WFin = 45 nm
Gate Height HG = 70 nm
Fin Height HFin = 30 nm
GeTe Thickness TGeTe = 55 nm Spacer Width WSpacer = 20 nm









Fig. 3.5. Contour plots of the GeTe-induced stress (a) σ[110] in the S-to-D ([110]) 
direction and (b) σ[001] in the vertical ([001]) direction.  The lighter shades 
indicates lower compressive stress while the darker shades indicates larger 
compressive stress.  The interval between two adjacent contour lines is 500 MPa.  
Very large compressive channel stress along [110] direction could be observed 
in the channel. 
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3.3.2 Valence Band Structure Calculation 
To analyze the strain effect of GeTe liner on the valence band structure 
of Si, a 6×6 k·p Hamiltonian was used to calculate the band structure for both 
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,  (3.5) 
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where Luttinger parameters γ1 = 4.22, γ2 = 0.39, and γ3 = 1.44.  av, b and d are 
the valence deformation potentials, equal to 2.05 eV, -2.10 eV and -4.85 eV, 
respectively.  Δ0 is the spin-orbit split-off energy, equal to 0.044 eV.  The values 
of those parameters could also be found in Ref. [22] and [133].  The simulated 
channel stresses are averaged over the inversion layer and converted into the 
strain tensors as the input variables for Eqs. (3.1)-(3.5).   
Fig. 3.6 shows the 3-D equi-energy surfaces (Energy E = 30 meV) of 
the Si topmost valence band, the equi-energy contours for the topmost valence 
band and the E-k valence band diagrams, for Si without and with strain induced 
by the GeTe liner.  Fig. 3.6(a) is the 3-D equi-energy surface (E = 30 meV) of 
the Si topmost valence band with no strain.  The 4 in-plane [referred as (001) 
plane] wings and the 8 out-of-plane wings are equally populated by holes.  The 
strain induced by GeTe liner causes the deformation of the equi-energy surfaces 
[Fig. 3.6(b)].  The 2-D equi-energy contours for the topmost valence band in the 
carrier transport plane k[001] = 0 are plotted in Fig. 3.6(c) and Fig. 3.6(d) for the 
unstrained and strained conditions, respectively.  Along [110] direction where 
the carrier moves, the equi-energy contours become denser for the strained Si 
than the unstrained Si, indicating a steeper energy change along k[110].  The E-k 
diagrams in Fig. 3.6(e) and (f) show the valence band structures of Si along k[110] 
without and with the liner-induced strain, respectively.  The hole effective mass 
could be estimated from the band structure by using: 
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Fig. 3.6. (a) and (b) show the 3-D equi-energy surfaces (E = 30 meV) of the Si 
topmost valence bands with no strain and strain induced by the GeTe stressor, 
respectively.  (c) and (d) are the 2-D equi-energy contours of the Si topmost 
valence band with no strain and strain induced by the GeTe stressor, 
respectively.  (e) and (f) are the corresponding E-k diagrams of the unstrained 
and GeTe-liner-strained Si.  The strain tensors extracted from the stress 
simulation in Section 3.3.1 are εxx = -0.48%, εzz = 0.22%, εxy = -0.12%, εyy = εyz 
= εyz = 0. 
  












































































































































,                  (3.6) 
where meff is the carrier effective mass and A is a parameter that can be extracted 
from the E-k diagram by fitting the parabolic curvature of hole bands within 
|k[110]| ≤ 0.2.  meff is equal to ħ2k2/2A.  Table 3.1 shows the effective mass of 
heavy-hole mhh, light-hole mlh and split-off mso for Si with and without strain.  
The hole effective mass for unstrained Si from Ref. [22],[134]-[136] are 
provided in Table 3.1 for a comparison with our calculation.  With the effect of 
GeTe induced strain, the light-hole band shifts up and become the lowest energy 
valence band.  Therefore, the effective mass of the topmost valence band 
changes from 0.601mo to 0.187mo, indicating an meff reduction of ~69%.  In 
addition, the induced strain results in band splitting between the heavy-hole and 
the light-hole bands of ~30 meV, which could slightly decrease the interband 
phonon scattering [22].   
Table 3.1. Effective masses of heavy-hole, light-hole and split-off bands along 
[110] in the Brillouin zone.  All the extracted effective masses are in the unit of 

















 0.53 0.618 0.596 0.581 0.601 0.235 
mlh
[110]
 0.15 0.171 0.169 0.152 0.151 0.187 
mso
[110]
 - 0.251 0.268 0.246 0.236 0.280 
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3.4 Device Fabrication and Integration Of GeTe Liner Stressor 
Eight-inch SOI wafers with a Si thickness of 35 nm were used for 
FinFET fabrication.  248-nm deep ultra-violet (DUV) lithography was used for 
active patterning, followed by dry etching to define the fins.  HFin is 35 nm and 
fins with WFin down to 40 nm were formed.  SiO2 gate dielectric of 3 nm was 
thermally grown followed by poly-Si gate deposition and Boron implantation.  
SiO2 hard mask was then formed, followed by gate definition using 248-nm 
lithography.  Photoresist and hard mask trimming were sequentially performed 
to achieve sub-50 nm LG.  Poly-Si gate etch was then performed using chlorine-
based plasma dry etch. 
After the gate formation, p+ source/drain (S/D) extension implant was 
performed.  SiN gate spacers were then formed by chemical vapor deposition 
(CVD) followed by dry etch.  After deep S/D implantation and dopant activation, 
the SiO2 hard mask on the poly-Si gate was removed.  10 nm of Ni was sputtered 
and annealed to form NiSi on the gate and S/D regions. Excess Ni was 
selectively removed with a sulfuric acid-peroxide solution H2SO4:H2O2 [4:1] at 
a temperature of 120 ˚C for 120 s. 
12 nm of SiO2 was deposited on the FinFETs by plasma-enhanced CVD, 
which provides electrical isolation between the device and the to-be-deposited 
GeTe layer.  A thinner SiO2 layer is expected to improve the mechanical stress 
coupling between the GeTe stressor and the transistor.  55 nm of α-GeTe was 
deposited by sputtering at room temperature using 100 W DC power and at a  
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Fig. 3.7. Process flow for realizing p-FinFETs with GeTe liner stressor.  GeTe 
deposition and crystallization steps were skipped for the control FinFETs.  
pressure of 3 mTorr, followed by the deposition of ~10 nm of SiO2 cap layer.  
For the control FinFETs, identical process flow was followed except for the α-
GeTe deposition.  Contact patterning and etching were then performed using 
fluorine-based plasma dry etch for both the control and the active devices.  A 
20 minutes 220 °C anneal was then performed to convert α-GeTe to c-GeTe, 
thus contracting the GeTe liner.  The thickness of the GeTe layer after 
crystallization is 50 nm.  The process flow for fabricating the Si FinFET with 
GeTe liner stressor is shown in Fig. 3.7.  Electrical characterization was 
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Fig. 3.8. (a) Cross-sectional TEM image of a FinFET with c-GeTe liner stressor.  
The device was cut along S-to-D direction as shown in the inset. (Inset) SEM 
image of the FinFET in top view showing the device surface after GeTe 
deposition and crystallization.  (b) Polycrystalline structure of c-GeTe is shown.  
The c-GeTe layer adheres well to the SiO2 isolation layer beneath it.  (c) Poly-
Si gate with LG of 35 nm is shown.  The thickness of the SiO2 gate dielectric is 
~3 nm.   
 
 
Fig. 3.9. (a) TEM cross-section of a p-FinFET showing an ultra-scaled gate 
length of 3 nm.  50 nm GeTe liner is conformally deposited and adheres well to 
the FinFET.  (b) High resolution TEM shows the crystallized GeTe with SiO2 
capping and  isolation layers. (c) The 3 nm gate with Si crystalline structure is 





























3.5 Electrical Results and Discussion 
Fig. 3.8 shows the TEM image of a strained p-FinFET with GeTe liner 
stressor.  The cut-line for TEM sample preparation is in the S-to-D direction, as 
indicated in the inset of Fig. 3.8(a).  The GeTe liner has uniform thickness and 
conformally covers the FinFET structure even after crystallization or 
contraction.  Fig. 3.8(a) inset shows the top view of the FinFET with c-GeTe 
liner stressor.  Fig. 3.8(b) shows the interface of the GeTe layer and the 
underlying SiO2 isolation layer after anneal.  c-GeTe liner adheres well to the 
SiO2 isolation layer beneath it, which enables the effective induction of strain 
in the transistor channel region.  Fig. 3.8(c) is a high-resolution TEM image of 
the poly-Si gate region, showing the ~35 nm gate length and the ~3 nm thick 
gate dielectric.  Fig. 3.9 shows a TEM image of p-FinFET with an ultra-scaled 
gate length of 3 nm. The 3 nm gate with Si crystalline structure is one of the 
smallest ever reported. 
Fig. 3.10 shows the IDS-VGS characteristics of a pair of control and 
strained FinFETs. For both devices, LG is 35 nm and WFin is 45 nm.  The drain 
current ID is normalized by the effective device width WEFF which is given by 
2HFin + WFin.  The fin height HFin is 35 nm.  The devices have comparable 
subthreshold swing (SS) of ~68 mV/V and drain induced barrier lowering 
(DIBL) of ~92 mV/decade.  A slight threshold voltage VT shift could be 
observed for FinFET with c-GeTe liner stressor due to the strain induced 
bandgap narrowing and change in the density of states [17].  Fig. 3.11 shows 
the IDS-VDS characteristics of the same pair of devices as shown in Fig. 3.10.  ID 
enhancement of ~110% could be observed for the strained FinFET over the 
control at a gate overdrive VGS – VT = -1.2 V.   
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Fig. 3.10. IDS–VGS characteristics of strained (with c-GeTe) and control p-
FinFET with LG = 35 nm and WFin = 45 nm, measured at VDS of -0.05V and -1.2 
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Fig. 3.11.  IDS–VDS characteristics of the same pair of devices as shown in Fig. 
3.10, measured at (VGS – VT) of -0.2 V to -1.2 V in steps of -0.2 V.  ID 
enhancement of ~110% was observed at VGS – VT = -1.2 V. 
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Fig. 3.12. Normalized transconductance GM,Lin  at VDS = -50 mV was extracted 
and compared, for p-FinFETs with and without GeTe liner stressor.  Peak GM 
enhancement of 162% could be observed for the strained FinFETs at VDS = -50 
mV. 
To analyze the strain-induced hole mobility enhancement, extrinsic 
transconductance GM,Lin at VDS = -50 mV and GM,Sat at VDS = -1.2 V are plotted 
as a function of VGS, as shown in Figs. 3.12 and 3.13, respectively.  Peak GM,Lin 
enhancement of 162% and peak GM,Sat enhancement of 116% could be observed 
from Figs. 3.12 and 3.13, respectively.  For FinFETs with narrow WFin, the S/D 
series resistance RSD could limit the IDsat enhancement [137],[138].  To analyze 
the hole mobility enhancement without series resistance effects, intrinsic 


















 ,          
 (3.8) 
where GM, ex is the extrinsic peak transconductance, GD is the measured drain 
conductance, RS and RD are the source and drain series resistance, respectively.  
The sum of RS and RD is RSD.  RSD is 4.90 kΩ·μm for the unstrained FinFET and 
is 3.06 kΩ·μm for the strained FinFET.  RSD extraction will be discussed later.  
The enhancement of peak intrinsic GM,Lin is 193% and that of the peak intrinsic 
GM,Sat is 136%, for the strained FinFET as compared to the control.   
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Fig. 3.13. Normalized transconductance GM,Sar  at VDS = -1.2 V was extracted 
and compared, for p-FinFETs with and without GeTe liner stressor.  Peak GM 


























,             (3.10) 
where Bsat is the ballistic efficiency and μ is the hole mobility.  Using Eq. (3.9), 
one could deduce that the strained device exhibits a mobility enhancement of 
~193%.  The strain-induced mhh reduction of ~69% calculated in Section 3.3.2 
corresponds to a mobility enhancement of ~220%, for a simulated FinFET 
structure with similar geometrical parameters for the fabricated devices 
discussed here.  It should also be noted that the series resistance is reduced for 
strained FinFETs, which also partially contributes to the IDsat enhancement. 
The off-state current Ioff versus IDsat characteristics of FinFETs with and 
without GeTe liner stressor are shown in Fig. 3.14.  At a fixed Ioff of 10 nA/μm, 
we observe an IDsat enhancement of ~96%.  For each split, ~30 devices were 
measured.  The observed IDsat enhancement induced by the GeTe liner stressor 
is higher than those induced by SiN [59], DLC [33], or GST [81] liner stressors.  
A comparison of IDsat enhancement for p-FinFETs with SiN, DLC, GST and 
GeTe liner stressors will be discussed later. 
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Fig. 3.14. Off-state current Ioff versus IDsat showing a 96% enhancement of IDsat 
for FinFETs with GeTe liner stressor over the control, at Ioff = 10 nA/μm.  Ioff 
was obtained at VGS – VT = 0.2 V and VDS = -1.2 V.  IDsat was obtained at VGS – 
VT = -1.1 V and VDS = -1.2 V.  For each device split, ~30 transistors were 
measured. 
In Fig. 3.15, IDsat of the control and strained FinFETs are plotted as a 
function of LG from 15 nm to 55 nm, at a fixed WFin of 50 nm.  It could be 
observed that as LG reduces, IDsat increases as less scattering occurs in the 
transistor channel [81],[112],[113],[141].  In addition, Fig. 3.15 shows that 
FinFETs with GeTe liner stressor exhibit higher IDsat than the control for all LG.  
IDsat enhancement as a function of LG is also plotted in Fig. 3.15.  The strained 
FinFETs with a shorter LG show a higher IDsat enhancement, owing to the higher 
channel strain induced by the GeTe liner at the smaller LG.  Similar trend was 
also reported for FinFETs with SiN and GST liner stressors [81],[142]. 
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Fig. 3.15. IDsat-LG characteristics for devices with and without GeTe liner 
stressor.  IDsat values are obtained from p-FinFETs with WFin = 50 nm and LG 
ranging from 15 nm to 55 nm at VGS – VT = -1.1 V and VDS = -1.2 V.  IDsat 
enhancement ΔIDsat/IDsat increases as LG shrinks. 
 



































Fig. 3.16. DIBL and SS are plotted as a function of LG.  Comparable DIBL and 
SS are observed at each gate length for the control and strained FinFETs. 
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To examine the effect of GeTe liner on short channel effects (SCEs), 
DIBL and SS were plotted as functions of LG from 15 nm to 55 nm, as shown 
in Fig. 3.16.  In general, DIBL and SS increase as LG shrinks for FinFETs with 
and without GeTe liner stressor.  With the integration of GeTe liner stressor, 
DIBL and SS do not show obvious change for all LG.  In Fig. 3.17, IDsat for 
devices with and without GeTe stressor are compared as a function of DIBL.  
LG ranges from 15 nm to 55 nm and WFin ranges from 40 nm to 85 nm.  
Significant IDsat enhancement could be observed for the strained FinFETs as 
compared to the control devices.  At a fixed DIBL of 200 mV/V, an IDsat 
enhancement of ~110% could be achieved for devices with GeTe liner stressor.  
The IDsat enhancement increases as DIBL increases, also suggesting that larger 
strain would be induced in the transistor channel for devices with shorter LG.  
This is consistent with the trend shown in Fig. 3.15. 




































 = -1.1 V
 
Fig. 3.17. Plot of IDsat versus DIBL showing significant enhancement in IDsat for 
strained p-FinFETs over the control devices.  IDsat is defined at VGS – VT = −1.1 
V and VDS = -1.2 V.  The devices have LG in the range of 15 – 55 nm and WFin 
in the range of 40 – 85 nm.  For each device split, ~30 transistors were measured. 
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To study the strain effect on the carrier mobility enhancement for 
FinFETs with and without the GeTe liner, an approach based on the slope of 
total resistance RTotal versus LG is employed for devices with short LG.  As shown 
in Fig. 3.18, RTotal is plotted as a function of LG from 15 nm to 55 nm, for 
FinFETs with and without GeTe liner stressor.  RTotal is taken as VDS/IDlin at VDS 








 ,               (3.11) 
where QINV is the inversion charge density and dRTotal/dLG is the slope of RTotal 
versus LG.  A smaller slope or dRTotal/dLG indicates a larger hole mobility.  
FinFETs with GeTe liner stressor show a smaller dRTotal/dLG of 25 kΩ·μm/nm 
than that (66 kΩ·μm/nm) for the control devices, suggesting a mobility 
enhancement of 164%.   This mobility enhancement is smaller than that 
estimated from the percentage change of the reciprocal of the effective mass in 







  mmm , where effm and eff'm are the hole effective 
mass without and with strain, respectively.  It should be noted that the mobility 
enhancement obtained in Fig. 3.18 is an averaged value for LG from 15 nm to 
55 nm, whereas the calculations in Section 3.3.2 were for LG of 35 nm where 
the strain components are larger in magnitude compared with devices with 
larger LG.  Mobility simulations were not performed.  
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Fig. 3.18. RTotal is plotted as a function of LG.  RTotal is extracted as VDlin/IDlin at 
VGS – VT = −1.1 V.  FinFETs with GeTe liner stressor have a smaller slope than 
the control, exhibiting a mobility enhancement of 164%.  The error bar of each 
data point is the standard deviation of RTotal for devices at the corresponding LG.  
A reduction of RSD for the strained FinFETs could also be observed. 
 
 
Fig. 3.19. (a) Cross-sectional TEM image and (b) 2-D schematic illustrate the 















It should be noted from Fig. 3.18 that RSD is different for the FinFETs 
with and without GeTe liner.  With the liner induced strain effect, RSD is reduced 
by 34% from 4.80 kΩ·μm to 3.16 kΩ·μm.  This is likely due to the 
piezoresistance effect in the S/D regions [26],[81].  As illustrated in Fig. 3.19(b), 
RSD is mainly comprised of the contact resistance RCON and S/D extension 
resistance RSDE.  According to the contour profiles in Fig. 3.5, the S/D extension 
region under the SiN spacer [shown in Fig. 3.19(a)] is compressively stressed.  
The large compressive stress induced by the GeTe liner in the S/D extension 
region would lead to a reduction of RSDE [26].  It should be mention that the RSD 
reduction is more signiﬁcant for the transistors in this work than in a typical 
transistor with narrower spacer and shorter contact-plug-to-channel distance. 
Table 3.2 compares the IDsat enhancement for p-channel multi-gate 
transistors with different types of liner stressors at Ioff = 10 nA/µm.  SiN liner is 
commonly used as a contact etch stop layer and could improve IDsat 
enhancement by 47% for p-FinFETs with a liner thickness of 100 nm [142].  
Due to the ultra-high intrinsic compressive stress of DLC liner, p-FinFETs with 
20 nm-thick DLC liner could achieve IDsat enhancement of 66% [33].  GST liner 
stressor could improve IDsat by 88% with a liner thickness of 70 nm [81].  As 
GeTe shows higher volume reduction than Ge2Sb2Te5 during phase 
transformation, it could further increase the IDsat enhancement to be 96% with a 




Table 3.2.  Comparison of IDsat enhancement for multi-gate transistors with 
different types of liner stressors. 
Liner Stressor SiN DLC Ge2Sb2Te5 GeTe 









References  [142] [33] [81] This Work 
Liner Thickness 
(nm) 
100 20 70 50 
LG (nm) ≥ 50  50 - 80  15 - 55  15 - 55 
Ioff (nA/µm) 10  10  10  10  
VDS/VGS-VT (V) -1.0/-0.8^ -1.2/-1.0 -1.2/-1.1 -1.2/-1.1 
IDsat 
Enhancement 
47%* 66%* 88% 96% 
 
*: Estimated from references, ^: Only VGS is taken into account as VT is not 
provided. 
3.6 Summary 
We studied the strain effect of phase-change liner stressor GeTe on Si 
p-FinFETs by simulation and electrical characterization.  Simulations using 
Finite Element Method and band structure calculation were performed in this 
work.  The strain induced by the GeTe liner reduces the hole effective mass and 
increases the energy separation between the light and heavy hold bands, both of 
which are beneficial for the hole mobility enhancement.  Experimentally, the 
GeTe liner stressor significantly increases the transconductance and IDsat of p-
FinFETs as compared with the unstrained control devices. The IDsat 
enhancement could be further increased for structures with shorter LG.  GeTe 
liner stressor is a promising candidate for FinFET performance enhancement in 
sub-20 nm technology nodes.    
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Chapter 4 
Asymmetrically Strained High 
Performance Germanium Gate-all-
around Nanowire p-FETs Featuring 
3.5 nm Wire Width and Contractible 




4.1.1. High Mobility Ge Gate-all-around (GAA) Nanowire (NW) Transistors 
In sub-20 nm technology nodes, Silicon (Si) complementary metal-
oxide-semiconductor (CMOS) transistors operate in the quasi-ballistic regime.  
The enhancement of saturation drive current IDsat is less dependent on the gate 
length LG scaling but limited by the carrier injection velocity υinj [112],[113].  
Since υinj is proportional to the low field mobility, transistors with higher 
mobility channel materials are desirable for the future low voltage and high 
speed CMOS applications.  Germanium (Ge) is considered as one of the most 
promising channel materials to replace silicon (Si) in future technology nodes 
due to its high electron and hole mobilities [55]-[57],[62],[94],[143],[144]-
[149]. 
Since 22 nm technology node, transistors with multi-gate structures 
(MuGFETs or FinFETs) have been used for high volume CMOS production 
70 
since the 3-dimensional (3-D) gate geometry for the extremely scaled devices 
could improve the device electrostatics [7],[48].  In addition, Si gate-all-around 
(GAA) transistors exhibit even superior control of short channel effects (SCEs) 
owing to the GAA geometry as compared to the tri-gate FETs [49],[50].  High 
mobility Ge channel FETs with GAA structures are promising device 
candidates for sub-10 nm high performance logic applications. 
High performance Ge p-channel planar FETs have been demonstrated, 
showing higher hole mobility than the state-of-the-art Si transistors 
[56],[57],[143].  However, the integration of Ge MuGFETs or GAA nanowire 
(NW) FETs with high-κ metal gate on Ge-on-insulator (GeOI) substrate is not 
well developed yet.  Ge NW FETs were initially fabricated by bottom-up 
approaches [66]-[71] .  Two of the most popular bottom-up methods to form Ge 
nanowires are “supercritical fluid-liquid-solid (SFLS)” technique [69],[150] 
and “vapour-liquid-solid (VLS)” technique (also called “chemical vapour 
deposition (CVD)” technique) [151],[152].  Although bottom-up approaches 
could yield Ge NW FETs with good electrical characteristics [66],[68], these 
techniques encounter immense manufacturing challenges as the mass 
production of Ge NW FETs using bottom-up techniques is very difficult.  
Therefore, there is still a strong need to develop Ge MuGFETs or NW FETs 
using top-down approaches, which are more compatible with the existing 
CMOS manufacturing processes.  
In recent years, Ge MuGFETs or NW FETs fabricated by top-down 
approaches have been demonstrated by several research groups [58]-[63],[72]-
[77].  Compared with the very well developed and highly manufacturable Si 
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FinFET process, process development of Ge MuGFETs or NW FETs falls much 
behind. 
4.1.2. Strain Engineering for Ge P-channel MOSFETs (p-MOSFETs) 
To further improve IDsat, various strain engineering techniques, such as 
source/drain (S/D) stressors and liner stressors, have been adopted in the Si 
FinFET fabrication process [7],[78]-[82].  High-stress liners, such as Silicon 
Nitride (SiN) contact etch stop layer (CESL) [78] and Diamond-like Carbon 
(DLC) [36],[80], were demonstrated to induce large stress in transistor channel 
region, leading to mobility and drive current enhancement.  Recently, novel 
phase-change liner stressors, such as Ge2Sb2Te5 (GST) and GeTe, have been 
demonstrated to achieve more than 100% IDsat enhancement for Si p-channel 
FinFETs [81],[82].  The concept exploits the volume contraction of phase 
change stressor [122] to induce large compressive stress in the transistor 
channel. 
However, the research work on strained Ge transistors, especially Ge 
MuGFETs or NW FETs, is very limited [57],[63],[83]-[93].  While most of 
strained Ge p-MOSFETs were fabricated on the biaxially strained Ge layer 
grown on Si1-xGex/Si substrates [57], [83]-[89],[91]-[93], some of the strained 
Ge transistors were realized by the thermal condensation of Si1-xGex on SOI 
substrates [63],[90].  In late 1990s, G. Höck et al. [83],[84] and S. J. Koester et 
al. [85] demonstrated  extremely high mobility Schottky gate modulation-doped 
field-effect transistors (MODFETs).  M. L. Lee et al. [86],[87] reported the first 
biaxially-strained Ge p-MOSFET with a gate stack comprising Si/SiO2/low-
temperature oxide/poly-Si, showing a peak hole mobility of 1160 cm2/V s.  In 
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recent years, high performance strained Ge p-MOSFETs with high-κ/metal gate 
(HKMG) were demonstrated by various research groups [63],[88],[90]-[93] , 
which offers possible solutions for the integration of strain on Ge transistors in 
the ultra-scaled technology nodes.    
Biaxially strained Ge p-MOSFETs was reported to have 4 times higher 
hole mobility than the state-of-the-art strained Si MOSFETs at a hole density 
NS of 5 × 10
12  cm-2 [57],[148].  As compared to biaxial strain, uniaxial strain 
could enhance the hole mobility more effectively [20].  K. Ikeda et al. [63] and 
W. Chern et al. [94] reported that unaxially or asymmetrically strained Ge NW 
FETs exhibit even higher hole mobility than the biaxially strained Ge p-
MOSFETs.  Liner stressor could also induce asymmetric strain in the transistor 
channel with simple integration process.  However, there has been no report on 
the realization of Ge FETs with liner stressor technologies so far. 
In this work, we report the first integration of GST liner stressor with Ge 
GAA NW FETs formed on GeOI substrates.  Ge NWs with wire width WNW 
down to 3.5 nm were fabricated for the ultimate control of short channel effects 
(SCEs).  Si CMOS compatible process including low-temperature Si 
passivation, HKMG, and self-aligned metallic Schottky-Barrier nickel 
germanide (NiGe) source/drain (S/D) was used to fabricate the high 
performance Ge NW transistors.  With the integration of GST liner stressor, 
significant enhancement of IDsat and peak transconductance Gm could be 
achieved for Ge NW p-FETs.  3-D stress simulation followed by valence band 
structure calculation for GST-strained Ge was performed to study the 
mechanism of the hole mobility enhancement.  In addition, the stress simulation 
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also showed the good scalability of GST liner stressor.  Therefore, GST liner 
stressor is a promising technique to boost device performance for Ge p-
MOSFETs in future technology nodes. 
4.2 Key Concept: Exploiting Ge2Sb2Te5 for Strain Engineering 
Fig. 4.1 shows a 3-D schematic of a GST liner stressor wrapped around 
a GAA FET formed on GeOI substrate.  When amorphous GST (α-GST) is 
crystallized to polycrystalline GST (c-GST), the volume of the GST layer is 
reduced [Fig. 4.2(a)-(b)].  Therefore, the Ge NW wrapped around by the GST 
liner is squeezed.  Figs. 4.2(c) and (d) illustrate the key concept of this work 
using cross-section schematics of the transistor in the A-A’ plane [(110) plane, 
cutting through gate line and perpendicular to fin) and B-B’ plane [(1̅10) plane 
cutting through fin and perpendicular to gate line], respectively.  The liner is 
 
Fig. 4.1. Three-dimensional (3-D) schematic of a Ge GAA NW FET wrapped 
by a Ge2Sb2Te5 (GST) liner stressor.  The GST liner stressor comprises a bottom 
Al2O3 isolation layer, a GST liner layer, and a SiO2 capping layer.  The Source 
(S)-to-Drain (D) direction is along [110] axis, the TaN gateline is along [1̅10] 











amorphous when first formed over the FinFET.  When GST undergoes phase 
change or crystallization from α-GST to c-GST, the volume contraction causes 
it to constrict or tighten its grip on the FinFET structure.  In Fig. 4.2(c), the 
contraction of GST liner results in a downward force on the S/D regions, 
causing S/D regions to expand laterally.  Thus, the channel region under the 
gate is compressed laterally, i.e. along [110] direction [source (S) -to-drain (D)].  
In Fig. 4.2(d), the contraction of GST liner causes the Ge NW to be compressed 
in both transverse fin and vertical directions.  A 3-D finite element simulation 
will be shown later to further investigate the effect of GST liner stressor on the 
channel strain of a Ge NW FET. 
 
Fig. 4.2. (a)-(b) Numerical simulation study of the channel stress and strain 
induced by the GST liner stressor. As GST changes phase from amorphous to 
polycrystalline state, its volume is reduced, squeezing the channel region.  (c) 
2-D illustration of the stress transfer mechanism in BB’ Plane.  Due to the 
contraction of GST layer, a downward force would exert on the S and D regions. 
Thus, the two regions tend to expand laterally, resulting in a contraction in the 
channel region.  (d) 2-D cross-section on AA’ Plane showing that GST liner 









































Fig. 4.3. A 3-D finite element method (FEM) simulation model was established 
for the stress simulation based on the framework of thermoelasticity [127],[128].  
The dimensions of the model used for simulation are shown in the inset. 
4.3 Stress Simulation and Valence Band Structure Calculation 
4.3.1 Strain Simulation 
In this section, 3-D strain simulation was performed to study the effect 
of the GST liner stressor on the channel strain profiles.  Fig. 4.3 shows a 
schematic of the simulated structure.  The geometric parameters (Fig. 4.3 inset) 
were determined from the fabricated device structure, i.e., gate length LG = 150 
nm, gate height HG = 100 nm, NW width WNW = 10 nm, HNW = 30 nm, and wire 
length LNW = 500 nm.  The NW FET is conformally covered by a layer of 
amorphous GST (α-GST) at a thickness Tα-GST of 70 nm.  Upon crystallization, 
the GST volume contracts by ~6.5% [81],[122], giving the crystallized GeTe 






Gate Length LG = 150 nm Gate Height HG = 100 nm
Fin Width WNW = 10 nm Fin Height HNW = 30 nm
GST Thickness TGST = 70 nm NW Length LNW = 500 nm







The boundary conditions of the model were set as follows.  The upper 
surfaces normal to [100] axis were set to be free surfaces.  The bottom surface 
of the substrate was fixed with the zero displacement in the vertical or [001] 
direction u[001].  The GST film was allowed to relax in both S-to-D ([110]) 
direction and transverse wire ([1̅10]) direction.  The lateral dimensions of the 
buried oxide and Si substrate were set to be large enough so that the stress near 
the substrate boundaries is negligible as compared to the stress in the channel 
region.  
The Young’s modulus for Si, SiO2, TaN, and GST are taken as 165 GPa, 
70 GPa, 187 GPa [153] and 59 GPa, respectively [125].  The stiffness constants 
used to convert the stress tensors to the strain tensors are C11 = 155.6 GPa, C12 
= 21.5 GPa, C13 = 47.5 GPa, C33 = 129.1 GPa, C44 = C55 = 66.5 GPa, and C66 = 
41.0 GPa [154].  The contraction of the GST layer was simulated using the 
framework of thermoelasticity [127],[128].  A similar model was built up for Si 
FinFETs in Ref. [121] and matches well with the nano-beam diffraction (NBD) 
results.  As shown in Fig. 4.3, Plane CC’ is cut through the NW along [110] or 
S-to-D direction, and is 1 nm away from the NW sidewall which is close to the 
peak of the inversion charge density.  Fig. 4.4 shows the strain profiles of ε[110] 
in the S-to-D direction and ε[11̅0] in the transverse NW direction.  ε[110] is ~-0.8% 
and ε[11̅0]  is ~0.5% in the transistor channel region.  
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Fig. 4.4. Channel strain in both longitudinal [110] and transverse [ 1̅10] 
directions cut along A-A’ plane and is 1 nm within the NW sidewall.  The 
dimensions of the simulated structure were kept the same as the fabricated 
device.  The Ge channel region is compressive strained in [110] and is lightly 
tensile strained in [1̅10]. 
 
4.3.2 Valence Band Structure Calculation 
To analyze the strain effect of GeTe liner on the valence band structure 
of Ge, a 6×6 k·p Hamiltonian was used to calculate the band structure for both 





















































































































































,     (4.4) 
and 

















,  (4.5) 
where Luttinger parameters γ1 = 13.38, γ2 = 4.24, and γ3 = 5.69.  av, b and d are 
the valence deformation potentials and are equal to -0.35 eV, -2.86 eV and -5.28 
eV, respectively.  Δ0 is the spin-orbit split-off energy and is equal to 0.29 eV.   
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Fig. 4.5. (a) and (b) show the 3-D equi-energy surfaces (E = 30 meV) of the Ge 
topmost valence bands with no strain and asymmetric strain induced by the GST 
stressor, respectively.  (c) and (d) are the corresponding E-k diagrams. The 
strain-induced band warping leads to the heavy-hole (HH) subband to be ligh-
hole (LH) like, resulting in a reduced hole meff. In addition, the asymmetric 
strain increases the separation between HH and LH subbands near Γ point, 
therefore, decreasing the interband phonon scattering. 
The strain tensors in Section 4.3.1 were averaged over the inversion layer as the 
input variables for Eqs. (4.1)-(4.5).   
Fig. 4.5 shows the 3-D equi-energy surfaces (Energy E = 30 meV) of 
the Ge topmost valence band and the E-k valence band diagrams for Ge without 
and with strain induced by the GST liner.  The strain induced by GST liner 
causes the deformation of the equi-energy surfaces [Fig. 4.5(b)].  The E-k 
diagrams in Figs. 4.5(c) and (d) show the valence band structures of Ge along 
k[110] without and with the liner-induced strain, respectively.  The hole effective 











,                (4.6) 
where meff is the carrier effective mass and A is a parameter that can be extracted 
from the E-k diagram by fitting the parabolic curvature of hole bands within 
|k[110]| ≤ 0.2.  meff is equal to ħ2k2/2A.  Fig. 4.6 (a) shows the effective mass of 
heavy-hole mhh over mo in [110] direction for Ge with and without strain.  With 
the effect of GST induced strain, the light-hole band shifts up and becomes the 
lowest energy valence band.  Therefore, the effective mass of the topmost 
valence band changes from 0.348 m0 to 0.165 m0, indicating an meff reduction 
of ~53%.  In addition, the induced strain results in band splitting between the 
heavy-hole and the light-hole bands of ~38 meV, which could decrease the 
interband phonon scattering.  Fig. 4.6(b) shows the enhancement of ballistic 
mobility µB for Ge strained by GST liner over the control.  Ballistic mobility µB 








 ,                   (4.7) 
where υth is the thermal velocity and L is the device gate length.  µB 
enhancement could be estimated from the percentage change of the reciprocal 










  ,               (4.8) 
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Fig. 4.6. m[110] was calculated using equations shown in (a), where A is a 
parameter fitted from the E-k diagram.  (b) As ballistic mobility is inversely 
proportional to meff, a mobility enhancement of ~110% could be estimated from 
the calculation of meff.  µB and µB’ refer to the ballistic mobility for Ge without 
and with strain, respectively. 
where eff'm is the hole effective mass for strained Ge.  A µB enhancement of 
~110% is calculated for the strained Ge over the unstrained one. 
4.4 Experiments 
Fig. 4.7 shows the process flow for fabricating the Ge GAA NW p-FETs 
and the corresponding schematics of the transistor structure after (a) fin 
patterning and formation, (b) NW formation by wet etch, and (c) TaN gate 
deposition and etch.  A detailed description of the fabrication process will be 



















































Fig. 4.7. Top-down process for fabricating Ge gate-all-around (GAA) Nanowire (NW) p-FETs.  3-D schematics and the corresponding 2-D 
illustrations cut along AA’ plane of the structure (a) after fin patterning and etching, and (b) after the formation of the Ge NW. (c) GAA structure 
after gate stack patterning and etching. 
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4.4.1 Ge Trimming and n-well Formation 
High quality 8-inch GeOI wafers formed by SmartCutTM technology 
were used for device fabrication.  The starting Ge layer thickness is 70 nm and 
was trimmed down to 30 nm by a SF6 dry etch.  Fig. 4.8 are the TEM images 
comparing the Ge film quality before [(a),(b)] and after trimming [(c),(d)].  
Single crystalline structure of the Ge layer could be observed in both Figs. 4.8 
(b) and (d).  Atomic force microscopy (AFM) was used to measure the surface 
roughness of the GeOI substrates before [Fig. 4.9(a)] and after [Fig. 4.9(b)] the 
trimming of Ge layer.  The surface roughness changes from 0.349 nm to 0.616 
nm, which is acceptable for the fabrication of Ge p-FETs. 
 
Fig. 4.8. (a) Cross-sectional TEM images of the Ge-on-insulator (GeOI) 
substrates before trimming.  The Ge layer thickness is 70 nm. (b) High-
resolution (HR) TEM image showing the single-crystalline Ge layer before 
trimming. (c) Cross-sectional TEM showing the GeOI substrates trimmed by 
SF6 plasma. The Ge layer thickness is 30 nm after trimming.  (d) HR-TEM 




















Fig. 4.9. Surface roughness measured by atomic force microscopy (AFM) for 
the GeOI substrates before (a) and after (b) the trimming of Ge layer.  The 
surface roughness changes from 0.349 nm to 0.616 nm.  
 
After depositing a 10 nm SiO2 capping layer, phosphorus (P) well 
implant was performed to form the n-type Ge layer.  A moderate phosphorous 
dose of 1.2×1013 cm-2 was chosen to effectively suppress the SCEs of nanoscale 
Ge NW p-FETs but not to severly degrade the hole mobility in the doped 
channel.  The implant energy of 30 keV was used.  Based on the Stopping and 
Range of Ions in Matter (SRIM) simulation results shown in Fig. 4.10, the whole 
Ge layer will receive P implant and become n-type.  The dopants were activated 
in N2 ambient at 600 ºC for 60 s anneal using a Rapid Thermal Processing (RTP) 
system.   
(a) (b)Before Trimming After Trimming


































Fig. 4.10. SRIM simulation of as implanted P profile with an implant energy of 
30 keV.  GeOI sample surface was protected with a 20 nm SiO2 layer during 
implantation. 
 
4.4.2 Ge Fin Pattering and Formation 
After phosphorus doping, Ge fins were defined by electron beam 
lithography (EBL) and followed by F-based dry etch [Fig. 4.7(a)].  The fin etch 
was performed using an Reactive Ion Etcher (RIE).  The source power, ratio of 
gas flow and chamber pressure used in etch process were optimized to have 
controllable etch rate and vertical Ge sidewall profile.  Top- and tilted-view 
SEM images of a Ge fin test structure right after fin etch and resist stripping in 
oxygen plasma are shown in Fig. 4.11.  A rapid thermal oxidation step was then 
introduced to smooth the fin sidewalls.   
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Fig. 4.11. (Left) Top- and (right) tilted-view SEM images of Ge fins after dry 
etch.  The EBL resist was removed by oxygen plasma in an asher tool. 
 
4.4.3 Formation of Ge Nanowires 
After the formation of Ge fins, the samples were then dipped into diluted 
HF (DHF) solution (1:50) for 8 minutes to remove the buried oxide (BOX) 
beneath the Ge fins, so as to form the suspended NWs [Fig. 4.7(b)].  Ge NWs 
with WNW down to 3.5 nm were formed.  Fig. 4.12 shows tilted-view SEM 
images of Ge NW test structures with multiple wires (a) and single suspended 
wire (b) after wet etch.  Fig. 4.12(a) shows that the buried oxide (BOX) attached 












Fig. 4.12. Tilted-view SEM images of Ge NW test structures with multiple 
wires (a) and single suspended wire (b) after wet etch.  (a) It could be observed 
that the buried oxide attached to the Ge layer is removed as the wires fall on the 
BOX substrate.  (b) A Ge NW structure which is used for the fabrication of Ge 
NW FETs. 
 
4.4.4 Gate Stack Formation 
After NW formation, a cyclic DHF and deionized water (DIW) clean 
was performed to remove the native oxide.  The rinse time in DHF or DIW was 
15 s and the total clean time was 150 s.  After a cyclic DHF and DI water clean, 
the samples were loaded into an ultra-high vacuum (UHV) tool for pre-gate SF6 
plasma clean for 50 s to remove any residual native oxide on the Ge surface.  In 
situ Si2H6 treatment was then performed to form a high quality Si passivation 
layer at a temperature of 370 ºC to avoid any Si and Ge inter-diffusion 
[155],[156].  Gate stack comprising of ~5 nm-thick HfO2 and 100 nm-thick TaN 
were then deposited by atomic layer deposition (ALD) and sputtering, 
respectively.  A separate experiment for the fabrication of Ge FinFETs 
involving similar Si2H6 treatment and TaN/HfO2 gate stack reports very low 
gate leakage current density of ~1.5×10-6 A/cm2 at a gate voltage VGS of -1.0 V, 









4.4.5 Gate Patterning and Formation 
Upon finishing gate stack, gate patterning was performed by EBL, 
followed by gate etch [Fig. 4.7(c)].  Due to the topology of the vertical NW 
structure, metal gate spacers are usually formed adjacent to the Ge NW 
sidewalls after the normal gate etch process used for planar devices [Fig. 
4.13(b)].  These metal spacers are not desirable, as they not only lead to possible 
gate-to-source/drain short, but also reduce the source/drain contact area when 
NiGe contact is formed.  It is essential to maintain a contact area as large as 
possible to reduce contact resistance for NW FETs.  Therefore, it is crucial to 
remove the metal gate spacers so as to achieve a lower contact resistance.  An 
inductively coupled plasma (ICP) etcher was used for the gate etch.  The etch 
recipe was carefully tuned so that the gate etch could be more isotropic and thus 
to remove the TaN spacer more effectively from the NW sidewalls, as illustrated 
in Fig. 4.13.  CF4 gas was flowed at 100 sccm to the chamber for gate etch.  The 
RF power was 250 W and the substrate power was 200 W.  The chamber 
pressure was maintained at 30 mTorr.  Fig. 4.14 shows the tiltd-view SEM 
images of a Ge NW FET after gate etch.  The gate spacer was fully removed 
from the NW sidewalls owing to the isotropic etch of TaN.  GAA structure could 




Fig. 4.13. Schematics comparing the difference between (a) anisotropic or 
vertical-direction dominate gate etch and (b) isotropic or bi-directional gate etch 
of the TaN spacer for a NW FET.  Isotropic etch is preferred to effectively 
remove the TaN spacer on the Ge NW sidewalls. 
 
 
Fig. 4.14. Tilted-view SEM images of a Ge GAA NW p-FET after gate etch. It 
could be observed that the TaN layer wraps around the Ge NW, forming a GAA 
structure. 
4.4.6 Formation of Self-aligned Metallic Schottky-Barrier (SB) Source/Drain 
After the gate etch, 10 nm-thick Ni was deposited by sputtering, 
followed by a sub-400 °C process (250 °C / 330 °C) [157] to form the self-
aligned NiGe metallic S/D.  The excess Ni was removed by sulphuric acid (98% 
H2SO4) at room temperature.  Self-aligned metallic S/D was adopted as it 

























simplifies device fabrication and saves process cost.  In addition, the elimination 
of dopant activation process also reduces the thermal budget experienced by the 
gate stack for Ge devices, which could be easily degraded by high temperature 
annealing due to either dielectric (e.g., GeO2) degradation or Ge out-diffusion.  
Furthermore, replacing doped semiconductor S/D [shown in Fig. 4.15(a)] with 
metallic S/D [shown in Fig. 4.15(b)] could reduce series resistance RSD and also 
achieve abrupt metal-semiconductor junction [158].  A reduced RSD is desirable 
for NW FETs as the device on-state current is severely limited by the RSD of the 
narrow NW S/D regions.  
In a p-n junction, drift, diffusion, and thermionic emission are main 
carrier transport mechanisms.  At a Schottky barrier junction, majority carriers 
must surmount the abrupt barrier in order to contribute to current flow.  As 
illustrated in Fig. 4.15(c), three components contribute to the carrier transport 
in a Schottky barrier junction, i.e. thermionic emission, thermionic-field 
emission, and field emission.  Thermionic emission is the process where carriers 
are emitted across a barrier with the aid of thermal energies larger than barrier 
height.  Field emission is the quantum mechanical process where carriers with 
energies close to the Fermi energy of the semiconductor tunnel through the 
barrier.  Thermionic-field emission could take place when carriers have enough 
energy to tunnel through a part of the barrier near the barrier top, but not enough 
energy to emit over the barrier. When metal forms Schottky junction with 
degenerate semiconductor, field emission is the dominant current transport 
process.  A detailed operation principle for a p-channel SB-MOSFET is given 
in Ref. [159]. 
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Fig. 4.15. Device schematics of (a) a conventional MOSFET, and (b) a SB 
MOSFET.  (c) Carrier transport mechanisms of a NiGe/n-type Ge SB junction 
under forward bias. 
 
4.4.7 Integration of GST Liner Stressor on Ge NW p-FETs  
After fabricating a Ge GAA NW p-FET, additional process steps were 
done to integrate GST liner stressor on the Ge GAA FETs.  The process flow 
for the integration is shown in Fig. 4.16(a).  A 5 nm Al2O3 isolation layer was 
conformally deposited by the ALD tool to prevent the GST stressor from 
electrically contacting the source, drain and gate.  Besides, a thin Al2O3 layer is 
expected to improve the mechanical stress coupling between the GST stressor 
and the transistor.  α-GST with a thickness of 70 nm was deposited by sputtering 
followed by the in situ deposition of a 10 nm-thick SiO2 cap.  Contact patterning 
and etching were then performed using fluorine-based plasma dry etch.  The 
sample was then annealed for 20 minutes at 200 °C to convert α-GST to c-GST, 
thus contracting the GST liner.  The thickness of the GST layer after 
























(c) Carrier Transport Mechanism
n-type GeMetal
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film, a 150 nm-thick α-GST layer was deposited on a SiO2/Si substrate.  Fig. 
4.16(b) and (c) show the thickness change of the as-grown α-GST and annealed 
c-GST.  Due to the contraction of the GST film, the thickness of GST layer 
decreases from ~150 nm to ~140 nm, indicating a film reduction of ~6.67%.  
Electrical characterization was performed by directly probing the metallic 
source, drain, and gate contact regions. 
 
Fig. 4.16. (a) Additional process steps for integrating GST stressor on the Ge 
GAA FET.  (b) and (c) Cross-sectional SEM images of α-GST (as-grown) and 
c-GST (annealed) on a SiO2 substrate.  The thickness of the GST films changed 
from 150 nm (as-deposited) to 140 nm (after phase conversion), indicating a 
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4.5 Results and Discussion 
4.5.1 TEM Characterization 
Fig. 4.17(a) shows a TEM image of a GAA NW FET cut along the gate 
line (or [1̅10] direction as illustrated by the inset).  The Ge NW channel is 
wrapped around by the Si/SiO2/HfO2/TaN gate stack [Fig. 4.17(b)], forming the 
GAA structure.  HR-TEM image in Fig. 4.17(c) shows the single crystalline 
structure of the Ge NW with a WNW of 3.5 nm, which is the smallest reported 
up-to-date.  The HNW of the device is ~30 nm, the average wire width W̅NW is 
~7.5 nm and the perimeter of the transistor WEFF is ~75 nm. 
 
Fig. 4.17. (a) Cross-sectional TEM image of a GAA NW p-FET cut along AA’ 
plane (inset).  (b) The Ge channel region is wrapped around by the 
Si/SiO2/HfO2/TaN gate stack. The TaN thickness is ~100 nm and HfO2 
thickness is ~5 nm. (c) HR-TEM image shows the single crystalline Ge NW 




















4.5.2 Electrical Characteristics of Ge GAA NW FET 
Figs. 4.18 and 4.19 show the drain current-gate voltage (IDS-VGS) and 
drain current-drain voltage (IDS-VDS) characteristics of a Ge GAA NW FET with 
W̅NW = 7.5 nm and LG = 120 nm, respectively.  The values of IDS in the two 
figures are all normalized by the perimeter of the NW WEFF which is 2 × (W̅NW 
+ HNW).  At a gate overdrive (VGS – VT) of -1.0 V and VDS = -1.0 V, IDS of 395 
μA/μm was obtained.  Due to the narrow wire width and the GAA device 
structure, the NW FET exhibits a low DIBL of ~110 mV/V.  The subthreshold 
swing SS of 125 mV/decade at VDS = -50 mV was obtained.  The values of DIBL 
and SS are both smaller than those extracted from the MuGFETs fabricated on 
GeOI substrates reported in Ref. [60] and [159] at similar gate lengths.  The Ge 
MuGFETs on GeOI substrate suffers a lot from the weak inversion caused by 
the negative backside Ge/SiO2 interface charge at low VGS.  Since the BOX layer 
is fully detached from the backside of the Ge NW, the NW transistors would 
not experience weak inversion at low gate bias and therefore have better control 
of the NW channel.   
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Fig. 4.18. Normalized IDS-VGS plot of the Ge GAA NW FET (average wire 
width W̅NW = 7.5 nm, gate length LG = 120 nm).  IDS is normalized by the device 
perimeter WEFF = 2×(W̅NW + HNW) = 75 nm. The device exhibits good control 
of SCEs, with a DIBL of ~110 mV/V.  SS at VDS = -50 mV is 125 mV/decade. 
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Fig. 4.19. Normalized IDS-VDS characteristics of the Ge GAA NW FET (W̅NW = 
7.5 nm, LG = 120 nm).  IDS is normalized by the device perimeter WEFF = 2(W̅NW 
+ HNW).  At a gate overdrive VGS - VT of -1.0 V and VDS = -1.0 V, the device has 
an IDS of 395 μA/μm. 
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Transconductance Gm-VGS plot of the same device is shown in Fig. 4.20.  
The peak extrinsic GM,sat at VDS = -0.95 V is ~456 μS/μm and the peak extrinsic 
GM,lin at VDS = -50 mV is ~49 μS/μm.  For NW FETs with narrow WNW, the S/D 
series resistance RSD could limit the IDsat and peak transconductance [137],[138].  
To analyze the peak transconductance without any series resistance effects, 

















 ,           
(4.10) 
where GM, ex is the extrinsic peak transconductance, GD is the measured drain 
conductance, RS and RD are the source and drain series resistance, respectively.  
The sum of RS and RD is RSD.  RSD is 870 Ω·μm for the Ge NW FET at LG = 120 
nm and WEFF = 75 nm.  It is taken as the total resistance RTotal (calculated as 
VDS/IDS at VDS = -50 mV) at very high |VGS|, which could be obtained by fitting 
the RTotal-|VGS| plot (Fig. 4.21).  For the device shown in Fig. 4.20, the intrinsic 
GM,sat is 581 μS/μm.  A comparison of the device performance reported by 
various research groups will be discussed later. 
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Fig. 4.20. Normalized transconductance Gm of the same device is plotted as a 
function of VGS.  Gm is normalized by the device perimeter WEFF = 2(W̅NW + 
HNW). The peak extrinsic GM,sat at VDS = -1.0 V is 456 μS/μm and the peak 
intrinsic GM,sat is as high as 581 μS/μm.   
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Fig. 4.21. Normalized total resistance RTotal of the same device is plotted as a 
function of |VGS|.  RTotal is calculated as VDS/IDS at VDS = -50 mV.  RSD is taken 
as RTotal at high gate bias. 
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4.5.3 Integration of GST Liner Stressor on Ge GAA NW FETs 
To avoid the effect of device-to-device variation on the estimation of 
strain-induced IDsat enhancement, IDS-VGS characteristics of a GAA FET with 
GST liner stressor before and after anneal were compared in Fig. 4.22.  For this 
device, LG is 150 nm.  The NW FET with as-grown GST (α-GST) liner stressor 
is considered as the control and the transistor with the annealed GST (c-GST) 
liner is considered as the strained device.  It is reported in Ref. [81] that the 
intrinsic compressive stress of the as-grown α-GST liner (-332 MPa, as 
determined by wafer-curvature measurement) would slightly improve IDsat for 
Si p-FinFETs.  Therefore, the IDsat enhancement would be slightly larger if we 
compare the c-GST strained NW p-FET directly with the one without the GST 
liner.   
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Fig. 4.22. IDS-VGS characteristics of a Ge GAA FET with GST liner stressor 
before (unstrained) and after (strained) anneal. LG = 150 nm. The left axis is in 
linear scale and the right axis is in log scale.  GST helps to increase IDS without 
compromising the SS. A slight VT shift after GST crystallization is observed. 
This could be due to the strain-induced bandgap narrowing.  
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The control and strained devices have comparable subthreshold swing 
(SS) of ~88 mV/V at VDS = -50 mV.  GST enhances IDS significantly without 
affecting SS.  A slight VT shift could be observed for the NW p-FET with c-
GST liner stressor due to the strain induced bandgap narrowing and change in 
the density of states [17].   Fig. 4.23 shows the IDS-VDS characteristics of the 
same device with α-GST and c-GST liner stressor.  At a gate overdrive of -1 V, 
~35% of IDS enhancement was observed for the strained device, as compared 
with the control. It should be noted that IDsat enhancement was slightly 
underestimated as we compare a device with c-GST liner to that with α-GST 
liner, rather than to a device without GST liner.   
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Fig. 4.23. IDS-VDS characteristics of the same device as shown in Fig. 16. At VGS 
- VT of -1 V and VDS = -1 V, ~35% of IDS enhancement could be observed for 




Fig. 4.24 compares the extrinsic transconductance Gm,sat measured at 
VDS = -0.95 V for the device with α-GST and c-GST liner stressors.  Peak 
extrinsic transconductance GM,sat enhancement of 34% could be observed from 
the Gm,sat -VGS plot (Fig. 4.24).  Gm is proportional to the transistor mobility.  To 
examine the hole mobility enhancement without the interference of the S/D 
series resistance, peak intrinsic Gm at VDS = -50 mV (denoted as GM,lin) and -
0.95 V (denoted as GM,sat) were extracted and compared in Fig. 4.25. 
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Fig. 4.24. Extrinsic Gm,sat-VGS plot of of the same GAA FET with GST liner 
stressor before (unstrained) and after (strained) anneal, measured at VDS = -1 







For short channel transistors, the enhancement of intrinsic GM, Lin and 






















,          
 (4.12) 
where BSat is the ballistic efficiency and μ is the hole mobility.  Due to the quasi-
ballistic carrier transport characteristics of the short channel devices, the 
enhancement of peak intrinsic GM,sat  (43%) is less than that of the peak intrinsic 
GM,lin (95%).  Using Eq. (4.11), one could deduce that the strained device 
exhibits a mobility enhancement of ~95%.  The strain-induced mhh reduction of 
~53% calculated in Section 4.3.2 corresponds to a ballistic mobility 
enhancement of ~110%, for a simulated NW FET structure having similar 
geometrical parameters with the fabricated device discussed here.  The 
simulated ballistic mobility is higher than the experimental mobility for several 
reasons, e.g., the carrier scattering in the channel is not considered, the GST 
liner at the backside of the NW should be thinner which may decrease the value 




























































Fig. 4.25. Peak intrinsic GM,lin (VDS = -50 mV) and GM,sat (VDS = -0.95 V) were 
extracted and compared.  Intrinsic transconductance is proportional to carrier 
mobility. Due to the quasi-ballistic carrier transport characteristics of nanoscale 
devices, μlin/μsat = Intrinsic (GM,lin/GM,sat) =1/(1-Bsat).  
 
4.5.4 The Scalability of GST Liner Stressor 
3-D stress simulation based on the model shown in Section 4.3.1 was 
performed to study the scalability of GST liner stressor.  The channel stress in 
S-to-D ([110] direction) σ[110] is averaged over the channel region.  Figs. 4.26 
and 4.27 show the change of σ[110] as a function of LG and WNW, respectively.  
σ[110] increases as LG or WNW decreases, indicating GST liner could induce σ[110] 
more effectively for transistors with smaller dimensions.  According to the 
piezoresistance theory for strained Ge, Δµ/µ is equal to -(πlσl + πtσt), where πl 
and πt are the piezoresistance coefficients in the longitudinal and transverse 
directions, respectively.  σl and σt are the longitudinal and transverse stresses, 
respectively.  
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Take the (001) Ge planar transistor as an example.  For a (001) Ge p-
MOSFET with [110] channel direction, πl = 46×10-12 cm2/dyne and πt  = -16×10-
12 cm2/dyne [160],[27].  A larger compressive stress in [110] direction would 
lead to a larger hole mobility enhancement.  Therefore, for the strained devices 
with smaller dimensions than that demonstrated in this work, the hole mobility 
enhancement is expected to be greater than 95%. 
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Fig. 4.26. Channel stress σ[110] as a function of LG.  The data point with a star 
symbol is from a simulated device with the dimension used for m[110] calculation 
in Fig. 4.6.  Larger meff reduction would result in as LG decreases.  
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Fig. 4.27. Channel stress σ[110] as a function of WNW.  σ[110] increases as WNW 
decreases.  The simulation shows that the stress in [110] direction increases as 
WNW decreases.  
 
4.5.5 Benchmarking of Ge p-channel MuGFETs and NW FETs 
Table. 4.1 summarizes the state-of-the-art Ge p-channel MuGFETs and 
GAA transistors reported by various research groups at the time when our 
transistors were firstly fabricated.  Device performances, in terms of SS, Gm, 
and on-state current ION, are compared at similar but not exactly the same VDS 
and VGS - VT [58],[59], [70]-[72], [76].  VDS and VGS - VT used by each research 
group are provided in the table.  All current values are normalized by WEFF or 
the perimeter of the transistor channel for fair comparison.  Device reported by 
Ref. [70], [71] were fabricated by bottom-up methods (i.e. Ge fins were formed 
by CVD method and no etching was used).  Other devices in Table 4.1 were 
fabricated by top-down techniques which are more compatible with existing 
CMOS manufacturing processes.  The on-state current and peak Gm achieved in 
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this work are among the highest of the Ge MuGFETs or GAA FETs fabricated 
by top down approaches, which could be partially attributed to the high quality 
GeOI substrate, good gate stack, and low S/D resistance.  A low SS was also 




Table 4.1. Comparison of Ge GAA p-FET in this work with the state-of-the-art MuGFETs or GAA transistors.  ION is 395 
μA/μm (normalized by WEFF) and 3950 μA/μm (normalized by WNW). 
 
Ref. [76] Ref. [70] Ref. [71] Ref. [59] Ref. [58] Ref. [72] 
This 
Work 








Si/4nm HfO2 Si/HfO2 
3 nm GeO2 





52 200 35 70 40 40 7.5** 












VDS (V) -1 -1.1 -1 -1 -0.5 -1 -1 
VGS –VTH (V) -2 -1 -0.7 -1 -1 -1 -1 
Gm (μS/μm) 120 - 410 382/455 653 - 456 
ION (μA/µm) 232 ~310* 604#/~192^ 318/494 539 75 395 
SS (mV/dec) 130 71 160 158/220 108 238 125 




In this Chapter, we demonstrated the integration of GST liner stressor in 
high performance Ge GAA NW p-FET using CMOS compatible process 
modules.  Si surface passivation, self-aligned NiGe S/D and GAA structure 
were adopted in the fabrication process of Ge NW transistors to achieve high 
performance Ge p-FETs with good short channel control and low RSD.  Ge GAA 
NW FET with the smallest WNW down to 3.5 nm was fabricated.  Good control 
of SCEs, high peak Gm, and on-state current were reported.  Due to the 
asymmetric channel strain induced by the large volume contraction of GST 
stressor, the hole mobility and drive current of Ge GAA FET were further 
enhanced, as demonstrated by both experimental results and simulation.  
According to the FEM stress simulation, the good scalability of GST liner 
stressor also enables the further mobility improvement for GST-strained Ge NW 
FETs with smaller dimensions.  Therefore, GST liner stressor is a promising 






Relaxed and Strained Patterned 
Germanium-Tin Structures: A 
Raman Scattering Study 
 
5.1 Background 
Germanium-Tin (Ge1-xSnx) alloys could be used for realizing Group-IV-
based photonic and infrared optoelectronic systems [161]-[163].  In addition, 
due to its high carrier mobilities and low effective masses, it can be used as a 
channel material in both n- and p-channel metal-oxide-semiconductor field-
effect transistors (MOSFETs) [97],[99]-[100],[165],[166],[167].  Low-
temperature growth techniques like molecular beam epitaxy (MBE) or chemical 
vapor deposition (CVD) have been used to grow high quality GeSn alloys on Si 
or Ge substrate [168]-[172], and Sn composition up to 34% has been reported 
[168]-[170].  However, it is still a process challenge to realize GeSn devices 
with high Sn composition due to Sn segregation when high-temperature 
processing is used [173].  Recent theoretical calculation [168]-[175]  and 
absorption measurements [176],[177] showed that the indirect-to-direct 
bandgap transition for GeSn alloys occurs at a Sn composition of around 6% − 
11%, at which point the conduction band minima of the alloy changes from L-
valley to Γ-valley [172],[178].  This enables possible applications of GeSn 
alloys with low Sn composition as a direct bandgap material. 
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While the electrical properties of GeSn alloys have been investigated 
intensively on both theoretical and experimental fronts, there have been few 
reports on the Raman scattering characteristics of the GeSn alloys [179]-[183].  
It is known that the Raman shift of the Ge1-xSnx alloys with respect to Ge is 
mainly contributed by two factors: alloy disorder and strain [184]-[187].  To 
study the effect of each factor on the Raman peak shift, various approaches were 
devised to separate Raman shift due to alloy disorder from that due to strain.  
This requires Raman data from both fully-relaxed and fully-strained GeSn 
alloys.  In Ref. [179], M. Rojas-López et al. theoretically calculated the strain 
induced Raman peak shift to circumvent the lack of Raman data from fully-
relaxed Ge1-xSnx alloys.  S. F. Li et al. [180] and V. R. D’Costa et al. [181] 
studied the alloy disorder effect on Raman peak shift of Ge1-xSnx alloys as they 
grew thick and therefore fully-relaxed GeSn films on Ge or Si.  H. Lin et al. 
[183] extracted the coefficients of GeSn Raman peak shift by growing the alloys 
on relaxed InGaAs buffer layer.  By adjusting the lattice constant of the InGaAs 
layer, they could achieve strained (lattice-mismatched) and relaxed (lattice-
matched) GeSn films. However, the accuracy on the strain estimation was 
limited due to possible inaccuracy in identifying the exact XRD peak position 
and this could result in discrepancies in determining the correlation between the 
Raman shift and the two factors affecting it. 
In this Chapter, the Ge1-xSnx Raman peak shift coefficients due to alloy 
disorder and the film strain were extracted, based on the Raman information 
from fully-relaxed Ge1-xSnx films and fully-strained Ge1-xSnx alloys on Ge 
substrate, respectively.  A novel wet etch process was developed to achieve 
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fully-relaxed Ge1-xSnx patterned films on Ge substrate.  As no residual stress 
exists in the fully-released Ge1-xSnx films [182], accurate Raman characteristics 
on relaxed Ge1-xSnx could be obtained.  Raman measurement was also carried 
out on biaxially compressively strained Ge1-xSnx alloys with various Sn 
compositions.  Detailed analysis on the dependence of the Ge1-xSnx Raman peak 
shift on Sn composition is provided in Section 5.3.1.  Furthermore, tensile 
strained Ge1-xSnx structures were fabricated to further reduce the Sn 
composition to achieve high-quality and direct bandgap Ge1-xSnx alloys [178] 
and also to possibly increase the electron mobility for n-channel GeSn 
MOSFETs. 
5.2 Experiments 
5.2.1 H2O2-Based Wet Etch 
In this Chapter, we developed a wet etch process using a H2O2-based 
solution to selectively etch Ge at a much faster rate as compared to Ge1-xSnx 
alloys.  The etchant is H2O2 : NH4OH : H2O mixed in a volume ratio of 2 : 1 : 
160.  Commercial standard H2O2 and NH4OH chemicals were used here with a 
weight percentage of 31% and 28%, respectively.  Ge1-xSnx films with a 
thickness of ~100 nm were grown on n-type Ge (001) substrate using solid 
source MBE at a temperature of 180 °C.  A 25-nm-thick SiO2 layer was 
deposited before patterning a photoresist layer on the sample surface.  Optical 
lithography was performed to pattern the SiO2 layer followed by a HF dip, so 
as to expose part of the Ge1-xSnx film for wet etch rate test. 
  Fig. 5.1 summarizes the wet etch rate 
xx
R SnGe1 of Ge and several Ge1-
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xSnx films with different Sn compositions x at a temperature of ~25 °C.  The 
two-dimensional (2-D) schematics of the Ge1-xSnx/Ge test structure before and 
after the H2O2-based wet etch are shown in the inset of Fig. 5.1.  The wet etch 
rate 
xx
R SnGe1 is calculated as the step height difference before and after the wet 
etch over the etch time.  We found that increasing the concentration of Sn or x 
slows down the etch rate of Ge1-xSnx.  Etch selectivity S of Ge over Ge1-xSnx is 
defined to be the etch rate of Ge RGe divided by the etch rate of Ge1-xSnx 
RGe1-xSnx , which is: 
xx
RRS SnGeGe 1 . 
The H2O2-based solution exhibits high etch selectivity of Ge over Ge1-xSnx, as 
shown in Fig. 5.2.  S ranges from 3.7 to 8.1 for x ranging from 0.041 to 0.077. 
 
Fig. 5.1.  Wet etch rate 
xx
R SnGe1 of Ge1-xSnx alloys with different Sn 
composition x in a mixed etchant H2O2 : NH4OH : H2O with a volume ratio of 
2 : 1 : 160. For Ge, x = 0.  The inset illustration shows the method for etch rate 
extraction.  The difference in step height before etch H and step height after etch 
H’ was measured and divided by the etch time to obtain the etch rate.  As the 






































































































Fig. 5.2.  H2O2-based solution exhibits etch selectivity S of Ge over Ge1-
xSnx.The higher of the Sn composition, the higher the etch selectivity is. 
One possible reason to explain the etch selectivity trend may be as 
follows: The H2O2-based solution would oxidize Ge and Sn, forming GeO2 and 
SnOy on the GeSn surface.  GeO2 is dissolved in H2O but SnOy is insoluble in 
H2O.  As the SnOy formed on the Ge1-xSnx surface would not be dissolved in 
H2O, it would partially protect the GeSn surface from being etched.  The higher 
the Sn composition, the surface coverage of SnOy on the Ge1-xSnx surface would 
be higher.  This could explain the trend of reducing wet etch rate with increasing 
Sn composition.  Further study may be needed to examine the detailed 





Fig. 5.3.  Three-dimensional schematics show the structures after key steps in the process flow for forming relaxed Ge1-xSnx patterns: (a) 
lithography and dry etch, (b) selective wet etch, and (c) removal of SiO2 hard mask.   The white regions in (b) and (c) are the residual Ge patterns 
left over the Ge substrate after wet etch.  (d) SEM image of a fabricated structure corresponding to the schematic shown in (c).  The Ge1-xSnx line 
width is ~650 µm.  It can be observed that the Ge1-xSnx patterned lines are released and are resting on the Ge substrate.  
(a) Pattern Formation
(b) Ge Selective Etch  
























5.2.2 Fabrication of Fully-Relaxed GeSn Patterns 
 To fabricate relaxed GeSn patterns, the starting substrate comprises 
Ge1-xSnx film with a thickness of ~35-50 nm grown on n-type Ge (001) substrate 
using solid source MBE.  A 20-nm-thick SiO2
 layer was deposited by sputtering 
before patterning a photoresist layer on the sample surface.  A SiO2 mask was 
used because it will not be etched in the H2O2 : NH4OH : H2O solution.  A SF6-
based reactive-ion etch was then done to transfer the designed patterns onto the 
SiO2/Ge1-xSnx/Ge sample.   
The dry etch process was well-controlled to etch through the SiO2 hard 
mask, the Ge1-xSnx layer, and ~100 nm of the bulk Ge substrate, as shown in Fig. 
5.3(a).  The H2O2-based wet etch as described in Section 5.2.1 was then used to 
remove the Ge regions under the Ge1-xSnx patterns, detaching or releasing the 
Ge1-xSnx film from the Ge substrate.  The Ge regions under the Ge1-xSnx patterns 
were etched much faster than the Ge1-xSnx patterns and were eventually removed.  
Fig. 5.3 (b) shows a three-dimensional schematic of the structure after the 
selective wet etch process.  The patterned Ge residual regions after H2O2-based 
wet etch are illustrated as the white regions in Figs. 5.3(b) and (c), to distinguish 
them from the bulk Ge substrate (gray regions).  A 4-minute dilute-HF dip was 
then performed to fully remove the SiO2 hard mask.  The patterned Ge1-xSnx 
film would rest on the Ge substrate, as illustrated in Fig. 5.3(c) and shown in 
the SEM image in Fig. 5.3(d).  In Fig. 5.3(d), the Ge1-xSnx film is released from 
the underlying Ge substrate (though still anchored by the Ge1-xSnx pads) and is 
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expected to be relaxed.  Such a Ge1-xSnx patterned film is termed as a released 
Ge1-xSnx pattern or film.   
A Renishaw Invia Raman microscope with a Nd:YAG green laser (532 
nm) was used to characterize the strain of all samples at room temperature.  
Based on the geometry of the setup and Raman selection rules, only longitudinal 
optical (LO) phonon modes can be measured in either diamond or zinc-blende 
crystal structures.  Raman scans were carried out on patterned Ge1-xSnx films 
with x = 0.062 and 0.077 to study the Raman peak shift due to the alloy disorder 
as the Sn composition changes.  Note that the laser beam size could be focused 
onto a spot with a diameter of 0.5 µm using high numerical aperture (NA) 
objective lens (100×, NA = 0.8).  Fully-strained Ge1-xSnx on Ge substrates with 
x = 0.025, 0.041, 0.053, 0.062 and 0.077 were also measured to study the Raman 
peak shift due to the strain as the Sn composition changes.  
5.3 Results and Discussion 
5.3.1 XRD Characteristics 
Fig. 5.4(a) is a cross-sectional TEM image of a Ge1-xSnx film grown on 
Ge substrate. The film thickness is around 50 nm.  (004) and (224) high 
resolution X-ray diffraction (HR-XRD) measurements, as shown in Figs. 5.4(b) 
and (c), respectively, were carried out to determine the in-plane and out-of-plane 
lattice constants of the Ge1-xSnx alloy.  The symmetric (004) and asymmetric 
(224) diffraction peaks (2θ) of the Ge1-xSnx alloy are 64.55° and 82.36°, 










Fig. 5.4.  (a) A cross-sectional TEM image of Ge0.923Sn0.077 film grown on Ge 
(001) substrate. The zoomed-in view is a high-resolution (HR) TEM image 
showing the Ge0.923Sn0.077/Ge interface.  No dislocation could be observed.  The 
TEM inspection was done using JEOL 2010. The electron beam used was in 
field-emission mode and the electron acceleration voltage is 200 kV. The image 
magnification is ×50000 for the low-resolution TEM image and ×600000 for 
the HR-TEM image. The TEM sample is prepared from a blanket GeSn/Ge 
wafer and thinned down by Ar ion milling.  (b) (004) and (c) (224) HR-XRD 
scans for the Ge0.923Sn0.077/Ge sample.  The calculated substitutional Sn 
composition from the HR-XRD plots is 7.7%.  The in-plane lattice constant 
aGe0.923Sn0.077
||
 is equal to aGe
bulk, indicating that the as-grown Ge0.923Sn0.077 film is 















































a SnGe1 are 5.657 Å and 5.769 Å, respectively.  The Sn composition of 






















Gea (5.657 Å) [188],[189], and 
Bulk
Sna (6.491 Å) [190] are the 
lattice constants for bulk Ge1-xSnx, Ge and Sn, respectively.  For the Ge1-xSnx 
alloy shown in Fig. 5.4(a), the Sn composition x is 0.077.  As the lattice constant 
of 
Bulk





, the Ge0.923Sn0.077 film is fully-strained on Ge 
substrate.  A detailed calculation on the lattice constants of Ge1-xSnx, namely

 xx










is provided in Appendix B.  It should be noted that 
several groups have reported the deviation of Vegard’s Law for Ge1-xSnx alloys 
[191]-[196].  The Vegard’s Law for GeSn alloys, after correcting for the 










,       (5.2) 
where B is the bowing parameter.  According to Ref. [196], B is equal to 0.211 
Å.  For Ge1-xSnx alloys with x < 0.1, the deviation of Ge1-xSnx lattice constant is 
smaller than 0.02 Å.  Therefore, we neglect the deviation of Vegard’s Law for 
x < 0.1.   
5.3.2 Raman Peak Shift due to Alloy Disorder Δωalloy and Strain Δωstrain 
The theory on the compositional dependence of the Raman modes in 
Group-IV alloys is well established [184],[185].  There are two main factors 
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that cause the Raman peak shifts of relaxed Ge1-xSnx alloys with respect to Ge 
in Ge-Ge LO mode: the mass disorder due to the very different masses of Ge 
and Sn atoms, and the bond distortion due to the larger Ge-Sn bond length.  Here, 
the two factors are considered together and termed as the “alloy disorder” effect.   
For Ge1-xSnx alloys pseudomorphically grown on Ge substrate, an 
additional Raman peak shift component will be present due to the strain in the 
Ge1-xSnx layer. Therefore, the total Raman peak shift of the Ge1-xSnx alloys 
grown on Ge substrate can be considered as a sum of the shifts due to that 
contributed by the fully-relaxed alloy Δωalloy and that due to the strain Δωstrain: 
strainalloyGeGeSn   .            (5.3) 
In Eq. (5.3), the Raman peak shift due to the alloy disorder Δωalloy has a linear 
relationship with the Sn composition for x < 0.1 where the deviation of Vegard’s 
Law is negligible.  The linear relationship can be expressed as [181],[182] 







Sn ]/)([   
ax ,                         (5.4) 
where Δωmass is the Raman peak shift due to the mass disorder, Δωbond is the 
Raman peak shift due to the bond distortion, A and C are the constants 
determining the contribution of peak shifts from mass disorder and bond 
distortion respectively, x is the Sn composition, and ωGe refers to the Raman 
peak frequency for bulk Ge (300 cm-1).  Here, we term constant a as alloy-
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disorder coefficient.  Constant A is equal to 0.11 according to both ab initio 
calculation [187] and experimental data fitting [197].  For constant C, it is equal 
to 1.40 according to V. R. D’Costa et al. [197] obtained by linear fitting of 
experimental data points for Group-IV alloys.  The theoretical calculation of the 
alloy-disorder coefficient a, according to Eq. (5.4), is -94.87 cm-1 for A = 0.11 
and C = 1.40.   
 
Fig. 5.5.  (a) An SEM image of a released Ge0.923Sn0.077 pattern with no anchors 
and transferred onto a bulk Ge substrate. A zoomed-in view of this structure is 
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Fig. 5.6.  Raman spectra for Spot A and B on the released and relaxed 
Ge0.923Sn0.077 patterned film.  532 nm laser beam was utilized for the Raman 
measurement.  A Ge-Ge LO Raman peak at ~294.05 cm-1 and ~293.67 cm-1 
could be observed from the spectra for Spot A and B, respectively. 
To obtain the Ge-Ge LO mode Raman information on fully-relaxed Ge1-
xSnx alloy, we also fabricated patterned and released Ge1-xSnx films, dislodged 
them from their anchors, transferred and placed them on another part of the bulk 
Ge substrate, as shown in Figs. 5.5(a) and (b).  Note that this process is similar 
to a layer transfer process.  This sample is referred to as released and transferred 
Ge1-xSnx pattern or film, which is also expected to be fully-relaxed.  Spots A and 
B in Fig. 5.5(b) were chosen for data acquisition using Raman spectroscopy.  
The Raman spectra of the two spots are shown in Fig. 5.6.  As the pattern width 
WGeSn is smaller than the laser spot size, a bulk Ge peak of substrate and a 
Ge0.923Sn0.077 peak from the released and transferred film can be observed in 
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both spectra.  By Lorentzian peak fitting, Spot A exhibits a Ge0.923Sn0.077 peak 
at 284.05 cm-1 and a Ge peak at 300.38 cm-1, indicating an alloy-disorder 
coefficient a of -82.21 cm-1. Spot B exhibits a Ge0.923Sn0.077 peak at  
293.67 cm-1 and a Ge peak at 300.09 cm-1, suggesting an alloy-disorder 
coefficient of -83.37 cm-1.   
As shown in Fig. 5.3(d), a structure with released Ge1-xSnx lines resting 
on the Ge residual patterns would be expected to be relaxed.  To verify it, we 
compared the Raman spectrum obtained from the line center [Spot C, shown in 
Fig. 5.7(a)] with that obtained from the released and transferred Ge0.923Sn0.077 
patterns shown in Fig. 5.5.  The Ge0.923Sn0.077 peak at Spot C is 293.69 cm
-1 as 
indicated in Fig. 5.8, and that on the released and transferred Ge0.923Sn0.077 
pattern is 293.76 cm-1.  The two values are similar, suggesting the released 
Ge0.923Sn0.077 structures on the Ge residual patterns in Section 5.2 are essentially 
as relaxed as the released and transferred Ge0.923Sn0.077 pattern, and could be 






Fig. 5.7.  (a) An SEM image shows the overview of a Ge0.923Sn0.077 patterned 
film on the Ge substrate.  (b) A zoomed-in SEM image shows the Ge0.923Sn0.077 
patterned film falls on the Ge substrate.  WGeSn is ~650 nm.   
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Fig. 5.8.  A comparison of the Raman spectra between a released and 
transferred Ge0.923Sn0.077 pattern (fully relaxed) and the Ge0.923Sn0.077 lines as 
shown in (a).  It shows that both the structures have the same Raman peak at 
~293.7 cm-1, suggesting that the released structure can be used to achieve fully-













Fig. 5.9.  Cumulative plot of Raman peaks for Ge and Ge0.923Sn0.077 measured 
from the released Ge0.923Sn0.077 lines on Ge substrate.  9 spots on the 
Ge0.923Sn0.077 lines were measured, yielding 9 pairs of Ge and Ge0.923Sn0.077 
Raman peaks. The Raman peak shift ωGe0.923Sn0.077 − ωGe  was calculated for 
each spot.   This Raman shift is contributed solely from the alloy disorder, as 
the Ge0.923Sn0.077 patterned lines are fully relaxed.   
Fig. 5.9 is a cumulative plot of the Raman peaks from the released 
Ge0.923Sn0.077 patterns.  In this figure, 9 spots at different Ge0.923Sn0.077 patterned 
line centers were measured, generating 9 pairs of Ge and Ge0.923Sn0.077 peaks at 
each spot.  Δω = ωGeSn - ωGe was then calculated for each spot.  Δω is equal to 
Δωalloy here as Δωstrain is zero for the fully-relaxed Ge0.923Sn0.077 patterned lines.  
The average Δω in Fig. 5.9 is -(6.32 ± 0.20) cm-1, and therefore, according to 
Eq. (5.4),  the alloy-disorder coefficient a is -(82.07 ± 2.60) cm-1.   
This number is more negative than -68.0 cm-1 reported by S. F. Li et al. 
[180] and -75.4 cm-1 reported by V. R. D’Costa et al. [181], but is comparable 
with the values reported by S. Su et al. (-78.0 cm-1) [182] and H. Lin et al. [-(82 












































± 4)] [183].  S. Su et al. [182] measured the relaxed Ge1-xSnx peak from 250-
nm-thick Ge1-xSnx alloys grown on (001)Si.  Due to the very large lattice 
mismatch between Ge1-xSnx and Si, the Ge1-xSnx films would tend to relax when 
it exceeds a critical thickness, although there may still be some residual strain 
in the alloy.  H. Lin et al. [183] managed to extract the alloy-disorder coefficient 
of -(82 ± 4) cm-1 by linear fitting the Raman peak data from Ge1-xSnx/InzGa1-zAs 
samples after correcting for the strain effect.  However, in this method, the strain 
in the Ge1-xSnx film was calculated according to the peak diffraction angle in the 
XRD plot.  Accuracy in identification of the XRD peak center may affect the 
determination on whether the GeSn film is relaxed. Therefore, although the 
values of a reported in Ref. [182] and [183] are quite close to our value, it should 
still be noted that the Raman scattering data obtained in this work are from the 
Ge1-xSnx films that are released and relaxed. 
To study the strain uniformity in the released Ge0.923Sn0.077 structure, 
Raman scan across and along the Ge0.923Sn0.077 patterned lines are shown in Figs. 
5.10(a) and (b), respectively.  In Fig. 5.10(a), the intensity at a Raman frequency 
of 293.7 cm-1 is plotted as a function of scan distance.  Raman laser scanned 
across the centers of five Ge0.923Sn0.077 lines in the direction of arrow shown in 
the inset.  The step size was set to be 200 nm.  Periodic intensity plot could be 
observed in Fig. 5.10(a).  As the laser spot moves from the Ge substrate towards 
the Ge0.923Sn0.077 line, the intensity at 293.7 cm
-1 would get stronger.  Therefore, 
the five intensity peaks in Fig. 5.10(a) correspond to the five Ge0.923Sn0.077 line 




Fig. 5.10. (a) Intensity of the relaxed Ge0.923Sn0.077 Raman peak (~293.7) as a 
function of the scanning distance.   The Raman line scan was performed along 
the direction of the arrow shown in the inset. The step size is 200 nm.  WGeSn is 
~650 nm.  Five patterned lines were scanned, resulting in five intensity peak in 
the intensity-distance plot.  (b) Peak shift ωGeSn – ωGe is plotted as a function 
along scan distance.  The line scan was performed along the direction of the 
arrow from the line center to the line end, with a scan step of 1 µm.  The value 
of Raman peak shift ωGe0.923Sn0.077  – ωGe was kept at ~6.1 cm
-1 (indicating a 
relaxed film) along the line and increase (indicating a tensile film) rapidly at the 
end of the released line. 
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To study the strain distribution on an individual Ge0.923Sn0.077 line, we 
plotted the Raman peak shift of Ge0.923Sn0.077 as a function of the scan distance, 
in a direction from the line center to the line end.  The scan step is 1 µm.  From 
Fig. 5.10(b), it could be observed that the Raman peak shift is quite uniform 
along the Ge0.923Sn0.077 line but the magnitude of the shift increases sharply at 
the end of line.  During the wet etch process, we observed that the height of the 
residual Ge under the two sides of the Ge0.923Sn0.077 line is slightly higher than 
that in the middle, as illustrated in Fig. 5.3(d).  When the sample surface was 
drying out, the middle part of the line was pulled down to the Ge residual 
patterns due to the capillary effect in the presence of H2O2 solution.  Meanwhile, 
as the Ge0.923Sn0.077 lines and the Ge substrate were pulled closed enough, Van 
der Waals' force would result in attraction (or adhesion in this case) between the 
line center and the Ge substrate.  Therefore, the two ends of the Ge0.923Sn0.077 
line are tensile stressed since they are supported by the slightly higher Ge 
residual patterns after wet etch.   
In this Chapter, another sample with a lower Sn composition comprising 
Ge0.938Sn0.062 film on Ge substrate was also patterned and released.  An SEM 
image of a released Ge0.938Sn0.062 pattern is shown in Fig. 5.11(a) and a zoomed-
in SEM view on the end of the Ge0.938Sn0.062 lines are shown in Fig. 5.11(b).  
Raman scan measurement was done on the Ge substrate, the pad region where 
Ge0.938Sn0.062 film is compressively strained and the center of the released 
Ge0.938Sn0.062 line.  The Raman spectra on the three spots are shown in Fig. 5.12. 
The released and relaxed Ge0.938Sn0.062 line has a Raman peak at 295.11 cm
-1 
and a background Ge peak at 300.09 cm-1.  As the pad center is compressively 
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strained, a blue shift of the Raman peak from the pad center with respect from 
the bulk Ge peak could be observed in Fig. 5.12.   
 
Fig. 5.11. (a) An SEM image of a Ge0.938Sn0.062 patterned structure. A zoomed-
in view of this structure is shown in (b).  WGeSn is ~650 nm.  It could be observed 
that the Ge0.938Sn0.062 lines rest well on the Ge substrate, suggesting that the 
Ge0.938Sn0.062 patterned lines are fully relaxed.   
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Fig. 5.12. Raman spectra are compared among the Ge0.938Sn0.062 line (relaxed), 











The uniformity of strain distribution along one Ge0.938Sn0.062 line is 
studied in Fig. 5.13.  The 532 nm laser was focused on three different locations 
along a 20-µm-long Ge0.938Sn0.062 patterned line.  Spot E is in the center of the 
line, while Spots D and F are 5 µm to the left and right of Spot E, respectively.  
As shown in Fig. 5.13, Spots D, E and F exhibit a relaxed Ge0.938Sn0.062 peak at 
294.94 cm-1, 295.04 cm-1 and 294.81 cm-1, respectively, suggesting that the 
scanned Ge0.938Sn0.062 region is relaxed.  A cumulative plot of peak ωGe0.938Sn0.062  
and ωGe are shown in Fig. 5.14.  Raman scan was done at 9 spots on the relaxed 
Ge0.938Sn0.062 lines, yielding 9 pairs of released Ge0.938Sn0.062 and bulk Ge peaks.  
The value of ∆ωGe0.938Sn0.062  is calculated for each spot and plotted cumulatively 
in Fig. 5.14.  The statistical plot shows that the average peak ωGe0.938Sn0.062  = 
294.89 ± 0.24 cm-1 and ∆ωGe0.938Sn0.062  = -(5.25 ± 0.27) cm
-1.  According to  
Eq. (5.4), alloy-disorder coefficient a is -(84.68 ± 4.35) cm-1.  
 
Fig. 5.13. Raman spectra from spots D, E and F to compare the Raman peak in 
the line center (Spot E), and 5 µm away from Spot E at each side, showing that 
the scanned region is fully relaxed.   
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Fig. 5.14. Cumulative plot of Raman peaks for Ge and Ge0.938Sn0.062 from the 
released Ge0.938Sn0.062 lines.  Nine spots on the Ge0.938Sn0.062 lines were 
measured, yielding nine pairs of Ge and Ge0.938Sn0.062 Raman peaks.  The 
Raman peak shift ωGe0.938Sn0.062  – ωGe was calculated for each spot.   
For relaxed Ge1-xSnx alloys at low x, the Raman peak shift 
xxSnGe1
 and 
the Sn composition x follow a linear relationship as shown in Eq. (5.4).  In the 
previous section, we extracted the alloy-disorder coefficient a from relaxed Ge1-
xSnx alloys at individual Sn composition.  To get a general value of a, we plot 
xxSnGe1
 as a function of x as shown in Fig. 5.15.  A linear fitting was perform 
to fit the three data points at x = 0, 0.062 and 0.077.  The relationship between 
xxSnGe1
 for relaxed Ge1-xSnx alloys and x can be expressed as  
xxSnGealloy 1
  at relaxation, 
x54.83 .                 (5.5) 












































Fig. 5.15. Raman peak shift ωGeSn – ωGe as a function of Sn composition 
showing a linear dependence of relaxed   Ge1-xSnx Raman peak shift on the Sn 
composition x.  Nine data points at each Sn composition were taken and 
averaged.  The mean at each Sn composition was plotted as a square and the 
standard deviation was plotted as the error bar.  Raman peak shift due to the 
strain effect would not be considered here as the released Ge1-xSnx film is fully 
relaxed on the Ge substrate.  
Table 5.1 summarizes the alloy-disorder coefficient a obtained by 
various research groups.  The coefficient a we obtained by linear fitting is -
(83.11 ± 0.01) cm-1.  This is so far the closest value to the theoretical calculated 
value of ~-95 cm-1 [181].  The difference between our experimental result and 
the calculated value may be due to the inaccuracy in estimating the empirical 
constant C in Eq. (5.4).  It should also be noted that M. Rojas-López et al. [179] 
reported a very high (-140.6 cm-1) dependence of Δωalloy on the Sn composition.  
This value was obtained from the experimental Raman data after correcting the 
strain in the Ge1-xSnx film by calculation. The Ge1-xSnx alloys in Ref. [179] were 
grown on Ge substrate at a low temperature (100 ºC), and it is possible that there 
could be an over-estimation of the strain-induced blue shift of the  
Ge1-xSnx peak.  On the other hand, the Ge1-xSnx alloys in this work were grown 











































at 180 ºC with a high crystalline quality, and were physically relaxed after a 
novel wet etch process. Therefore, the relationship of Δωalloy and x obtained here 
may be more accurate.  
 
Table 5.1. Summary of the alloy-disorder coefficient a obtained experimentally 
by various research groups (Ref. [179] -[183]).  As a reference, the theoretically 






Extraction Method Ref. 
-140.6 0.03 – 0.22 Linear fitting to experimental data 
from strained Ge1-xSnx film 
followed by correcting for the strain 
shift 
[179] 
-(68 ± 5) 0.02 – 0.20 Linear fitting to experimental data 
from thick Ge1-xSnx film on Si 
[180] 
-(75.4 ± 4.5) 0.02 – 0.18 Linear fitting to experimental data 
from strained Ge1-xSnx film after 
correcting for the strain induced 
shift 
[181] 
-78.0 0.01 – 0.08 Linear fitting to experimental data 
from thick Ge1-xSnx film on Si 
[182] 
-(82 ± 4) 0.01 – 0.12 Linear fitting to experimental data 
from strained Ge1-xSnx film after  
correcting for the strain induced 
shift 
[183] 
-(82.07 ± 2.60) 0.077 Δωalloy = ax at x = 0.077 This work 
-(84.68 ± 4.35) 0.062 Δωalloy = ax at x = 0.062 This work 
-(83.11 ± 0.01) 0.062-0.077 Linear fitting to experimental data 








To extract the dependence of Ge1-xSnx peak shift on strain for Ge1-xSnx 
alloys grown on Ge substrate, Raman scan was carried out on biaxially strained 
Ge1-xSnx/Ge samples with x = 0.025, 0.042, 0.053, 0.062 and 0.077.  The 









































































 ,                  (5.7) 
ε is the in-plane strain, ω0 is the unstrained Raman frequency, γ is the Grüneisen 
parameter, and as is the uniaxial phonon deformation parameter [198].  For Ge, 
γ = 0.89 and as = 0.23 according to F. Cerdeira et al. [200].  C12/C11 is equal to 
0.38 for Ge [188] and 0.42 for Sn [201].  For Ge1-xSnx alloys at x < 0.1, we 
assume the value of C12/C11 is equal to that for Ge.  The calculated constant b 
for Ge should be -412.04 cm-1.  As the x values we used in this work are all 
smaller than 0.1, ε can be approximated as -0.166x and therefore Δωstrain = -
0.166bx.  Hence, the Raman shift due to the strain should also have a linear 




Fig. 5.16. Cumulative plot of Raman peaks for as-grown Ge1-xSnx films on Ge 
substrate with x = 0.025, 0.041, 0.053, 0.062 and 0.077. 
Raman peak of strained Ge1-xSnx alloys with x = 0.025, 0.042, 0.053, 
0.062 and 0.077 were plotted cumulatively in Fig. 5.16.  It could be observed 
that as the Sn composition increases, the Ge1-xSnx peak frequency decreases.  
The Ge1-xSnx peak at each Sn composition was averaged so as to calculate the 
average Δωstrain, which is equal to the total peak shift Δω – Δωalloy.  Δωstrain as a 
function of Sn composition x was plotted in Fig. 5.17.  A linear dependence of 
Δωstrain on the Sn composition could be observed.  By linear fitting of the data 
points, we could obtain Δωstrain to be (60.13 ± 0.02)x.  Δωstrain was also plotted 
as a function of the in-plane compressive strain ε in Fig. 5.18.  As shown in Eq. 
(5.6), Δωstrain should have a linear dependence on the in-plane strain ε.  A linear 
fitting was performed in Fig. 5.18 and the strain coefficient b is estimated to be 
-(374.53 ± 15.60) cm-1.  The experimental value of b is smaller than but quite 
close to our calculated value of -412.04 cm-1.  One possible reason  






















































Fig. 5.17. Raman peak shift due to the strain in fully-strained Ge1-xSnx films on 
Ge substrate after correcting the alloy-disorder contribution changes linearly as 
a function of the Sn composition.  The linearly fitted plot shows a slope of 
~60.13 cm-1. 
 
Fig. 5.18. Raman peak shift due to the strain in the fully-strained Ge1-xSnx films 
on Ge substrate after correcting the alloy-disorder contribution changes linearly 
as a function of in-plane strain.  The linearly fitted plot shows a slope of ~-
374.53 cm-1. 






















































































































for the discrepancy is that in the calculation, the values of ω0, C12/C11, γ and as 
are all extracted from Ge and not from Ge1-xSnx alloys, due to the lack of those 
parameters for Ge1-xSnx.  Based on the experimental results we obtained, the 
total Ge1-xSnx peak shift can be expressed as 
 bax  03.37854.83  x .          (5.8) 
If the Ge1-xSnx film is fully strained on the Ge substrate, the Raman peak shift 
of Ge1-xSnx Δω can be expressed as 
bxx 166.054.83  x98.22 ,          (5.9) 
by substituting Eq. (5.7) into Eq. (5.8), where -0.166b is equal to 60.13 cm-1.  
Eq. (5.8) is more accurate than Eq. (5.9), as the latter equation assumes that (a) 
Ge1-xSnx film is fully strained, and (b) ε changes linearly with the Sn 
composition for x < 0.1. 
5.3.3 Study on Tensile Strained Ge1-xSnx Structure 
It has been reported that tensile strain could lower the Γ-valley with 
respect to the L-valley for Ge1-xSnx, making Ge1-xSnx as a direct bandgap 
material at low Sn composition for photonic applications [168]-[178].  Recently, 
Ge1-xSnx has been employed as a channel material for n-channel MOSFETs due 
to its possibly higher electron mobility as compared with Ge [100],[165].  For 
Si, SiGe and Ge n-channel MOSFETs, an uniaxial tensile strain would decrease 
the electron effective mass and thus increase the electron mobility [2],[202].  
Hence, for Ge1-xSnx MOSFETs, a local tensile strain is probably beneficial for 




Fig. 5.19. Raman peak shift ωGe0.923Sn0.077  – ωGe as a function of scan distance 
for a structure shown in the inset. WGeSn is ~650 nm.  The Raman line scan was 
performed along the direction from the line center to the line end, with a scan 
step size of 0.5 µm.  Red shift of the Ge0.923Sn0.077 Raman peak increases sharply 
at the raised line ends. 
A structure was designed and fabricated to realize tensile strained 
patterned Ge1-xSnx lines.  The SEM image of the structure is shown in the inset 
of Fig. 5.19.  The size of the Ge0.923Sn0.077/Ge pad is 15 µm × 15 µm and the 
lines connecting the two pads are 9 µm in length and 500 nm in width.  The 
combination of capillary effect during wet etch process and the Van der Waals' 
force between the bottom surface of the released Ge0.923Sn0.077 line and the Ge 
residual pattern on the bulk Ge substrate would pull down the Ge0.923Sn0.077 line 
from its center, resulting in a localized tensile strain at the two ends of the 
Ge0.923Sn0.077 line.  Raman scan was done from the line center to the line ends 
at a step size of 0.5 µm.  The Raman peak shift of the Ge0.923Sn0.077 line 
∆ωGe0.923Sn0.077  (equal to ωGe0.923Sn0.077 − ωGe ) was extracted and plotted as a 
function of Raman scan distance.  At the line center, ∆ωGe0.923Sn0.077  is 


















































 around -6.1 cm-1, therefore the line center can be considered to be relaxed.  As 
the Raman laser scan moves away from the line center, ∆ωGe0.923Sn0.077  becomes 
more negative (red shift) meaning that a part of line is tensile strained.  The 
maximum red shift is observed to be around 2.50 cm-1 with respect to the relaxed 
line center.  For (001) Ge, the uniaxial strain can be related to the Raman shift 
as 
 (001)Ge,c ,               (5.10) 
where cGe,(001) = ~-202 cm
-1 [200],[203].  If we assume that the Raman shift 
coefficient c for (001) Ge0.923Sn0.077 is similar to that for (001) Ge at low Sn 
composition, a red shift of 2.50 cm-1 indicates a uniaxial tensile strain of 1.23%.   
 
Fig. 5.20. Raman peak shift ωGe0.923Sn0.077  – ωGe as a function of scan distance 
for a structure shown in the inset. WGeSn is ~650 nm.  The Raman line scan was 
performed along the direction from the line center to the line end, with a scan 
step size of 0.5 µm.  Large tensile strain is detected in the entire patterned line. 
 














































To introduce a higher tensile strain in the Ge0.923Sn0.077 line, we 
fabricated a similar structure with a shorter line length.  A Raman scan was done 
along the line from the line center to the line end, at a scan step of 0.5 µm.  
∆ωGe0.923Sn0.077  was plotted as a function of scan distance, as shown in Fig. 5.20.  
The SEM image of the fabricated structure is shown in the inset.  A small gap 
can be observed between the line and the Ge residual pattern on the Ge substrate.  
The entire line is under tensile strain.  The red shift in the line ranges from 1.90 
cm-1 in the line center to 2.69 cm-1 near the line end.  If we employ Eq. (5.10) 
and assume that c for (001) Ge0.923Sn0.077 is ~-202 cm
-1, the red shifts in Fig. 15 
suggest a large uniaxial tensile strain of 0.94% in the line center and 1.33% near 
the line end.  Further study could be done to estimate the dependence factor c 
for Ge1-xSnx alloys to have a precise determination on the uniaxial strain in the 
Ge1-xSnx patterned lines. 
5.4 Summary 
Fully-released and relaxed Ge1-xSnx patterns were realized.  Raman 
scattering characterization was done to precisely extract the peak shift 
coefficients a [-(83.54 ± 0.01) cm-1] and b [-(378.03 ± 14.86) cm-1], which 
correspond to the coefficients of Raman peak shifts due to the alloy disorder 
and the strain, respectively.  Both constants obtained from our experiments are 
the closest to the theoretical values as compared to other reported experimental 
values.  In addition, short Ge1-xSnx lines which were released and stretched by 
capillary forces were also fabricated, and large uniaxial tensile strain (>1%) was 
induced in the Ge1-xSnx patterned lines.  The tensile strained Ge1-xSnx lines could 
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be used in Group-IV optoelectronic devices or in high mobility n-channel  




Conclusions and Future Work 
 
6.1 Conclusions and Contributions of This Thesis 
The miniaturization of Silicon (Si) complementary metal-oxide-
semiconductor (CMOS) field-effect transistors increases the packing density in 
integrated circuits [1] but also introduces several challenges like mobility 
degradation and increased off-state leakage [2].  There is a strong need to 
explore new technologies, materials, or device structures to increase the 
transistor drive current and speed at a reduced supply voltage.  To address some 
of the technical challenges the industry faced currently, this thesis provides both 
the short-term and long-term solutions to enhance the drive current of metal-
oxide-semiconductor field-effect transistors (MOSFETs) in the future 
technology nodes.  The near-term solution for drive current enhancement is to 
exploit new strain techniques in Si MOSFETs, while the long-term solution is 
to develop fabrication process for transistors with higher mobility channel 
materials.  Incorporation of strain techniques to these novel structures would 
further increase the transistor drive current.  The major contributions of this 
work are summarized in this Chapter. 
6.1.1 Carrier Transport Study for Si p-channel FETs (p-FETs) with Diamond-
like Carbon (DLC) Liner Stressor 
Since the 90 nm technology node [2], strain engineering has been 
adopted as an additional performance booster to increase the transistor drive 
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current in deep-100 nm technology nodes.  Incorporation of strain in Si 
MOSFETs could significantly improve the carrier mobility and the drive current 
IDsat.  It is considered as one of the major performance boosters for the next few 
technology nodes.   
The carrier transport characteristics of compressively strained p-FETs 
with DLC liner stressor were investigated.  DLC liner stressor induces large 
compressive strain in the transistor channel, leading to significant IDsat 
enhancement without compromising the electrostatic control of the gate over 
the transistor channel potential.  For nanoscale transistors which operate in 
quasi-ballistic regime [44], two factors determine the intrinsic drive current 
(external resistance is not considered), i.e., injection velocity υinj and scattering 
coefficient rsat.  For the strained p-FETs, the compressive strain induced by DLC 
liner stressor degrades rsat but increases the source-side carrier injection velocity, 
resulting in a net gain in IDsat.  The main contributor to IDsat enhancement is the 
increase in υinj.  The large improvement in hole mobility and IDsat suggests that 
DLC liner stressor is a promising channel strain engineering technique for p-
FET performance boost. 
6.1.2 Investigation of Compressively Strained Si p-channel FinFETs (p-
FinFETs) with Phase Change (GeTe) Liner Stressor  
Due to the aggressive gate pitch reduction in CMOS scaling, the 
effective channel stress induced by the current SiN stress liner decreases [11], 
making the SiN liner technology less effective in increasing IDsat. Therefore, 
there is a strong need to develop a new liner stressor which could induce a higher 
channel strain for future CMOS technologies.  A new strain engineering concept 
involving volume contraction of the liner material was introduced.  Phase 
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change material GeTe was used as a liner stressor, exploiting its property of 
volume contraction when changing phase [124] from the amorphous state (α-
GeTe) to the polycrystalline state (c-GeTe). 
The author studied the strain effect of phase-change liner stressor GeTe 
on Si p-FinFETs by simulation and electrical characterization.  Simulation using 
Finite Element Method and band structure calculation were performed in this 
work.  The strain induced by the GeTe liner reduces the hole effective mass and 
increases the energy separation between the light and heavy hold bands, both of 
which are beneficial for the hole mobility enhancement.  Experimentally, the 
GeTe liner stressor significantly increases the peak transconductance and IDsat 
of strained p-FinFETs.  The IDsat enhancement could be further increased for 
structures with shorter LG.  GeTe liner stressor is a promising candidate for 
FinFET IDsat enhancement in sub-20 nm technology nodes. 
6.1.3 High Performance of Ge Gate-all-around (GAA) Nanowire (NW) FET 
with Phase Change Liner Stressor (Ge2Sb2Te5) 
When CMOS is scaled to sub-20 nm nodes, transistors operate in quasi-
ballistic regime and the drive current will be ultimately limited by the injection 
velocity [44], rather than the carrier mobility which determines the performance 
of long channel transistors.  The thermal injection velocity was experimentally 
found to be proportional to the low field mobility [45],[46].  Germanium (Ge) 
exhibits very high electron and hole mobilities, and is considered as one of the 
most promising channel materials to replace Si in future low power and high 
performance CMOS applications.  Since the 22 nm technology node, transistors 
with multi-gate structures (MuGFETs or FinFETs) have been used for high 
volume CMOS production as the 3-dimensional (3-D) gate geometry for the 
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extremely scaled devices could improve the device electrostatics [7],[48].  In 
addition, Si gate-all-around (GAA) transistors exhibit even superior control of 
short channel effects (SCEs) owing to the GAA geometry [49]-[51].  High 
mobility Ge channel FETs with GAA structures are promising device 
candidates for sub-10 nm high performance logic applications.   
As mentioned in Sections 6.1.1 and 6.1.2, strain engineering is a 
commonly used technique to enhance the Si CMOS performance.  Incorporation 
of strain in Ge MuGFETs or GAA FETs would be a promising option to further 
increase the transistor drive current.  Biaxially strained Ge p-FETs were 
reported to have 3 times higher hole mobility than the state-of-the-art strained 
Si MOSFETs [57].  As compared to biaxial strain, uniaxial strain could enhance 
the hole mobility more effectively [20],[94].  Liner stressor could also induce 
asymmetric strain in the transistor channel using a simple integration process.  
However, there has been no report on the realization of Ge FETs with liner 
stressor technologies so far. 
In Chapter 4, we demonstrated the integration of Ge2Sb2Te5 (GST) liner 
stressor in high performance Ge GAA NW p-FET using CMOS compatible 
process modules.  Si surface passivation, self-aligned NiGe source/drain (S/D) 
and GAA structure were adopted in the fabrication process of Ge NW transistors 
to achieve high performance Ge p-FETs with good short channel control and 
low series resistance RSD.  Ge GAA NW FETs with the smallest wire width WNW 
down to 3.5 nm were fabricated.  Good control of short channel effects, high 
peak transconductance, and on-state current were reported.  Due to the 
asymmetric channel strain induced by the large volume contraction of GST 
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stressor, the hole mobility and drive current of Ge GAA FET were further 
increased, as demonstrated by both experimental results and simulation.  
According to the stress simulation, the good scalability of GST liner stressor 
also enables the further mobility improvement for GST-strained Ge NW FETs 
with smaller dimensions.  Therefore, GST liner stressor is a promising technique 
to boost IDsat for Ge p-FETs in sub-10 nm technology nodes. 
6.1.4 Realization of Relaxed and Tensile Strained GeSn Alloys 
Germanium-Tin (Ge1-xSnx) alloys could be used for realizing Group-IV-
based photonic and infrared optoelectronic systems [161]-[163].  In addition, 
GeSn exhibits higher electron injection velocity (demonstrated by simulation 
[101],[102]) and higher hole mobility (demonstrated by experiment [97]-[99]) 
than Ge.  Therefore, it can be used as a channel material in both n- and p-channel 
MOSFETs.  So far, most of the GeSn films were grown on Ge substrates, 
resulting in intrinsic compressive stress in the GeSn layer due to the larger 
lattice constant of GeSn as compared to Ge.  The compressive stress is 
beneficial for the GeSn p-MOSFETs [103] but degrades the electron injection 
velocity for the GeSn n-MOSFETs [101].  Therefore, realization of relaxed or 
tensile strained GeSn films are desirable for high performance GeSn n-
MOSFETs.  Besides, as tensile strain could lower Γ-valley with respect to L-
valley for Ge1-xSnx alloys, Ge1-xSnx could be used as a direct bandgap material 
for photonic applications at a lower Sn composition [172],[178]. 
Fully-released and relaxed Ge1-xSnx patterns were realized on Ge 
substrate for the first time.  Raman scattering characterization was done to 
precisely extract the peak shift coefficients a [-(83.54 ± 0.01) cm-1] and b [-
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(378.03 ± 14.86) cm-1], which correspond to the coefficients of Raman peak 
shifts due to the alloy disorder and the strain, respectively.  Both constants 
obtained from our experiments are the closest to the theoretical values as 
compared to other reported experimental values.  In addition, short Ge1-xSnx 
lines which were released and stretched by capillary forces were also fabricated, 
and large uniaxial tensile strain (>1%) was induced in the Ge1-xSnx patterned 
lines.  The uniaxially tensile strained Ge1-xSnx lines could be used for Group-IV 
optoelectronic devices or for high mobility n-channel Ge1-xSnx transistors.  
6.2 Future Directions 
In summary, this thesis has developed and demonstrated several 
exploratory technology solutions to address the challenges encountered by Si 
CMOS scaling.  Novel strain engineering techniques and advanced device 
architecture combined with high mobility channel material were exploited to 
achieve enhanced device performance for ultra-scaled transistors.  The 
simulation and experimental data demonstrate that phase change liner stressor 
is a promising strain technique for the short-term IDsat enhancement of Si 
CMOS, and Ge GAA NW FETs with phase change liner stressor are a 
promising candidate for the future sub-10 nm CMOS applications.  Tensile 
strained GeSn alloys obtained in this work may be another channel material 
option for n-MOSFETs.  Further investigations and optimizations of the above-
mentioned technologies are necessary before they could be adopted in the future 
CMOS technology nodes.  Some of the possible future research directions are 
highlighted in this Section.  
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The carrier transport study shows that the compressive stress of DLC is 
beneficial for the Si p-FETs.  In fact, the compressive stress in the current flow 
direction is also beneficial for the Ge channel p-FETs, as demonstrated by both 
simulation and experimental results [20],[57],[94],[204],[205].  Therefore, it is 
expected that application of DLC liner stressor on Ge p-FETs, including Ge 
MuGFETs or GAA FETs, could bring substantial IDsat enhancement.  In 
addition, carrier transport study of Ge p-FETs with DLC liner stressor could 
also be a possible research topic to investigate the effect of DLC-induced strain 
on Ge p-FETs in terms of scattering and hole injection velocity.  
Phase change material GeTe was exploited as liner stressor for IDsat 
enhancement of Si p-FinFETs as the phase-change induced volume contraction 
of GeTe could result in a compressive stress in the transistor channel.  
Experimental demonstration shows that the drive current would be enhanced 
more for liner stressors with higher percentage of volume reduction.  Therefore, 
the concept of exploiting phase change materials as liner stressor could be 
further explored on materials with even higher percentage of volume 
contraction.  Another direction is to explore phase change materials exhibiting 
volume expansion when changing phase from amorphous to polycrystalline 
state.  The expandable liner stressor could induce tensile stress in the transistor 
channel [206].  Since tensile strain is also beneficial for the drive current 
enhancement of Ge n-channel MOSFETs [202], expandable liner stressors 
could be implemented on n-channel Si or Ge MOSFETs. 
Additional work could also be done to further improve the performance 
of Ge GAA FET.  Judging from the physical wire width of the NW p-FET in 
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Chapter 4, the short channel control of the transistor is still not optimized.  
Possible work could be done to improve the smoothness of NW sidewalls and 
the gate stack quality.  Channel doping should be carefully adjusted to maximize 
the carrier mobility without compromising the short channel control.  S/D 
junctions could also be further improved to reduce RSD which becomes a 
bottleneck for the drive current enhancement of NW transistors.   
Besides liner stressor technique, other strain engineering techniques 
could also be implemented on Ge transistors.  Due to the lattice mismatch 
between SiGe and Ge, SiGe S/D stressors could be used to induce tensile strain 
in n-channel Ge transistors.  Similarly, GeSn S/D stressors could be integrated 
on Ge p-FETs to induce compressive strain in the channel, owing to the larger 
lattice constant of GeSn as compared to Ge.  Process development needs to be 
done for the integration of SiGe or GeSn S/D stressors on Ge MOSFETs. 
As compared with the development of Ge p-channel MuGFETs, the 
process development of Ge n-channel MuGFETs (n-MuGFETs) falls far 
behind.  Further studies need to be done to explore the possibility of developing 
high performance Ge n-MuGFETs, as Ge also has very high bulk electron 
mobility.  Using Ge for both n- and p-channel transistors could simplify the 
starting wafer preparation and save the total process integration cost.  Novel 
surface passivation techniques like high pressure oxidation of Ge [207], plasma 
post oxidation [147], and InAlP passivation [62] could be employed on Ge n-
MuGFETs to achieve high quality gate stack.  Junction engineering techniques 
like solid phase diffusion, gas phase doping [208], in-situ n+ doping [209], and 
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ion co-implantation [210] need to be implemented to obtain good n+/p junction 
for n-MuGFET applications.    
Simulation shows that GeSn could have a higher electron injection 
velocity than Ge [101],[102].  Process development of GeSn n-MOSFETs or 
even n-MuGFETs should be further explored to increase the electron mobility 
and drive current.  One direction is to explore innovative gate stack formation 
technologies on GeSn.  Another direction is to exploit strain engineering 
techniques.  As uniaxially tensile strained GeSn nano-ribbon structure is 
realized, it could be used for the fabrication of GeSn n-MuGFETs with uniaxial 
tensile strain in the current flow direction.  Electron mobility enhancement is 
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A. A Detailed Derivation of Eq. (2.7) 
According to Eqs. (2.4) and (2.6), υinj and lo are temperature dependent 
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where the low-field carrier mobility μ is also temperature dependent and can be 
expressed as: 
5.1
3Tc .                    (A.4) 
In the above equations, c1, c2 and c3 are proportionality constant.  Substituting 
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The inversion layer charge QINV is proportional to the gate overdrive and can be 
expressed as: 
)()( TsatGS4TsatGSINV VVcVVQ  ,           (A.6) 
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The temperature dependent parameter α can be obtained by normalizing the 
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As VGS was not changed throughout the temperature dependent I-V 
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B. Calculation of the lattice constants of Ge1-xSnx: 

 xx











For (001) Ge1-xSnx, the out-of-plane lattice constant 

 xx










a ,                  (B.1) 
where λ = 1.5406 Å, and θ004 is the Bragg angle of the Ge1-xSnx alloy in (004) 






































a e ,              (B.2) 
where the inter-plane distance dhkl is calculated as λ/(2sinθhkl).  Therefore, the 
































  ,    (B.3) 
and the elastic constant Sn,Ge,)1( ijijij xccxc  . cij,Ge and cij,Sn are the elastic 
constants for Ge and Sn, respectively.  
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